Searched refs:MISCREG_MC3_STATUS (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/x86/regs/
H A Dmsr.cc93 MsrVal(0x40D, MISCREG_MC3_STATUS),
H A Dmisc.hh217 MISCREG_MC3_STATUS, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/gpu-compute/
H A Dgpu_tlb.cc454 regNum = MISCREG_MC3_STATUS;

Completed in 17 milliseconds