Searched refs:MISCREG_CWP (Results 1 - 8 of 8) sorted by relevance

/gem5/src/arch/sparc/
H A Dutility.cc122 dest->setMiscReg(MISCREG_CWP,
123 src->readMiscRegNoEffect(MISCREG_CWP));
208 int old_cwp = src->readMiscRegNoEffect(MISCREG_CWP);
219 src->setMiscReg(MISCREG_CWP, x);
220 dest->setMiscReg(MISCREG_CWP, x);
230 src->setMiscReg(MISCREG_CWP, old_cwp);
H A Dmiscregs.hh68 MISCREG_CWP, enumerator in enum:SparcISA::MiscRegIndex
H A Dprocess.cc141 tc->setMiscReg(MISCREG_CWP, 0);
441 RegVal CWP = tc->readMiscReg(MISCREG_CWP);
448 tc->setMiscReg(MISCREG_CWP, CWP);
467 tc->setMiscReg(MISCREG_CWP, origCWP);
476 RegVal CWP = tc->readMiscReg(MISCREG_CWP);
483 tc->setMiscReg(MISCREG_CWP, CWP);
502 tc->setMiscReg(MISCREG_CWP, origCWP);
H A Dremote_gdb.cc203 context->readMiscReg(MISCREG_CWP) |
H A Disa.cc185 if (miscReg == MISCREG_CWP)
257 // case MISCREG_CWP:
452 case MISCREG_CWP:
601 case MISCREG_CWP:
H A Dfaults.cc311 RegVal CWP = tc->readMiscRegNoEffect(MISCREG_CWP);
372 tc->setMiscReg(MISCREG_CWP, CWP);
390 RegVal CWP = tc->readMiscRegNoEffect(MISCREG_CWP);
468 tc->setMiscReg(MISCREG_CWP, CWP);
/gem5/src/arch/sparc/insts/
H A Dstatic_inst.cc214 case MISCREG_CWP:
/gem5/src/arch/sparc/linux/
H A Dlinux.hh198 ctc->setMiscReg(SparcISA::MISCREG_CWP, 0);

Completed in 36 milliseconds