/gem5/src/arch/alpha/ |
H A D | decoder.cc | 36 GenericISA::BasicDecodeCache Decoder::defaultCache;
|
H A D | decoder.hh | 43 class Decoder class in namespace:AlphaISA 51 Decoder(ISA* isa = nullptr) : instDone(false) function in class:AlphaISA::Decoder 87 void takeOverFrom(Decoder * old) {}
|
/gem5/src/arch/mips/ |
H A D | decoder.cc | 36 GenericISA::BasicDecodeCache Decoder::defaultCache;
|
H A D | decoder.hh | 44 class Decoder class in namespace:MipsISA 52 Decoder(ISA* isa = nullptr) : instDone(false) function in class:MipsISA::Decoder 87 void takeOverFrom(Decoder *old) {}
|
/gem5/src/arch/power/ |
H A D | decoder.cc | 36 GenericISA::BasicDecodeCache Decoder::defaultCache;
|
H A D | decoder.hh | 42 class Decoder class in namespace:PowerISA 50 Decoder(ISA* isa = nullptr) : instDone(false) function in class:PowerISA::Decoder 94 void takeOverFrom(Decoder *old) {}
|
/gem5/src/arch/sparc/ |
H A D | decoder.cc | 36 GenericISA::BasicDecodeCache Decoder::defaultCache;
|
H A D | decoder.hh | 43 class Decoder class in namespace:SparcISA 52 Decoder(ISA* isa = nullptr) : instDone(false), asi(0) function in class:SparcISA::Decoder 101 void takeOverFrom(Decoder *old) {}
|
/gem5/ext/dsent/model/electrical/ |
H A D | Decoder.h | 30 class Decoder : public ElectricalModel class in namespace:DSENT 33 Decoder(const String& instance_name_, const TechModel* tech_model_); 34 virtual ~Decoder(); 43 virtual Decoder* clone() const; 50 }; // class Decoder
|
H A D | Decoder.cc | 22 #include "model/electrical/Decoder.h" 36 Decoder::Decoder(const String& instance_name_, const TechModel* tech_model_) function in class:DSENT::Decoder 43 Decoder::~Decoder() 46 void Decoder::initParameters() 51 void Decoder::initProperties() 56 Decoder* Decoder::clone() const 62 void Decoder [all...] |
/gem5/src/arch/generic/ |
H A D | decode_cache.hh | 41 class Decoder; 57 StaticInstPtr decode(TheISA::Decoder * const decoder,
|
H A D | decode_cache.cc | 42 BasicDecodeCache::decode(TheISA::Decoder *decoder,
|
/gem5/src/arch/x86/ |
H A D | decoder_tables.cc | 63 const Decoder::ByteTable Decoder::Prefixes = 85 const Decoder::ByteTable Decoder::UsesModRMOneByte = 106 const Decoder::ByteTable Decoder::UsesModRMTwoByte = 127 const Decoder::ByteTable Decoder::UsesModRMThreeByte0F38 = 148 const Decoder::ByteTable Decoder [all...] |
H A D | decoder.cc | 37 #include "debug/Decoder.hh" 42 Decoder::State 43 Decoder::doResetState() 46 DPRINTF(Decoder, "Setting origPC to %#x\n", origPC); 74 Decoder::process() 143 Decoder::State 144 Decoder::doFromCacheState() 146 DPRINTF(Decoder, "Looking at cache state.\n"); 149 DPRINTF(Decoder, "Decode cache miss.\n"); 177 Decoder [all...] |
H A D | decoder.hh | 46 #include "debug/Decoder.hh" 52 class Decoder class in namespace:X86ISA 138 DPRINTF(Decoder, "At the end of a chunk, idx = %d, chunks = %d.\n", 227 typedef DecodeCache::AddrMap<Decoder::InstBytes> DecodePages; 238 Decoder(ISA* isa = nullptr) : basePC(0), origPC(0), offset(0), function in class:X86ISA::Decoder 286 void takeOverFrom(Decoder *old) 310 DPRINTF(Decoder, "Getting more bytes.\n"); 333 DPRINTF(Decoder,
|
/gem5/src/arch/arm/ |
H A D | decoder.cc | 49 #include "debug/Decoder.hh" 55 GenericISA::BasicDecodeCache Decoder::defaultCache; 57 Decoder::Decoder(ISA* isa) function in class:ArmISA::Decoder 68 Decoder::reset() 79 Decoder::process() 92 DPRINTF(Decoder, "Arm inst: %#x.\n", (uint64_t)emi); 100 DPRINTF(Decoder, "Second half of 32 bit Thumb: %#x.\n", 111 DPRINTF(Decoder, "All of 32 bit Thumb: %#x.\n", 116 DPRINTF(Decoder, [all...] |
H A D | decoder.hh | 59 class Decoder class in namespace:ArmISA 98 public: // Decoder API 99 Decoder(ISA* isa = nullptr); 195 * @param old Decoder used in old CPU 197 void takeOverFrom(Decoder *old) {}
|
/gem5/src/arch/riscv/ |
H A D | decoder.hh | 48 class Decoder class in namespace:RiscvISA 62 Decoder(ISA* isa=nullptr) { reset(); } function in class:RiscvISA::Decoder 75 void takeOverFrom(Decoder *old) {}
|
H A D | decoder.cc | 43 void Decoder::reset() 53 Decoder::moreBytes(const PCState &pc, Addr fetchPC, MachInst inst) 82 Decoder::decode(ExtMachInst mach_inst, Addr addr) 96 Decoder::decode(RiscvISA::PCState &nextPC)
|
/gem5/ext/mcpat/cacti/ |
H A D | mat.h | 53 Decoder * row_dec; 54 Decoder * bit_mux_dec; 55 Decoder * sa_mux_lev_1_dec; 56 Decoder * sa_mux_lev_2_dec;
|
H A D | decoder.h | 46 class Decoder : public Component { class in inherits:Component 48 Decoder( 87 Decoder * dec, 94 Decoder * dec; 167 Decoder * dec;
|
/gem5/src/arch/hsail/ |
H A D | gpu_decoder.hh | 53 class Decoder class in namespace:HsailISA
|
/gem5/src/gpu-compute/ |
H A D | fetch_unit.hh | 70 TheGpuISA::Decoder decoder;
|
/gem5/src/cpu/ |
H A D | decode_cache.hh | 43 class Decoder;
|
H A D | simple_thread.cc | 81 itb(_itb), dtb(_dtb), decoder(TheISA::Decoder(_isa)) 92 itb(_itb), dtb(_dtb), decoder(TheISA::Decoder(_isa))
|