Searched refs:vector (Results 126 - 150 of 763) sorted by relevance

1234567891011>>

/gem5/src/mem/cache/prefetch/
H A Dsbooe.hh42 #include <vector>
96 std::vector<SandboxEntry> entries;
132 std::vector<Sandbox> sandboxes;
155 std::vector<AddrPriority> &addresses) override;
H A Dslim_ampm.hh62 std::vector<AddrPriority> &addresses) override;
H A Dstride.hh55 #include <vector>
138 std::vector<std::vector<StrideEntry>> entries;
176 std::vector<AddrPriority> &addresses) override;
H A Dspatio_temporal_memory_streaming.hh46 #include <vector>
87 std::vector<SequenceEntry> sequence;
165 std::vector<RegionMissOrderBufferEntry> rmob;
184 * addresses, adding them to the addresses vector
186 * @param addresses vector to add the addresses to be prefetched
189 std::vector<AddrPriority> &addresses);
194 std::vector<AddrPriority> &addresses) override;
/gem5/util/systemc/systemc_within_gem5/systemc_sc_main/
H A Dsc_main.cc30 #include <vector>
64 std::vector<const char *> strings;
67 Feeder(sc_core::sc_module_name, std::vector<const char *> _strings) :
92 std::vector<const char *> strings;
/gem5/src/base/
H A Dmatch.cc60 ObjectMatch::setExpression(const vector<string> &expr)
66 for (vector<string>::size_type i = 0; i < expr.size(); ++i)
78 vector<string> name_tokens;
84 const vector<string> &token = tokens[i];
/gem5/src/mem/cache/tags/
H A Dsector_tags.hh41 #include <vector>
63 std::vector<SectorSubBlk> blks;
65 std::vector<SectorBlk> secBlks;
160 std::vector<CacheBlk*>& evict_blks) const override;
/gem5/src/mem/ruby/system/
H A DCacheRecorder.hh38 #include <vector>
74 std::vector<Sequencer*>& SequencerMap,
105 std::vector<TraceRecord*> m_records;
108 std::vector<Sequencer*> m_seq_map;
H A DSequencer.hh211 std::vector<Stats::Histogram *> m_typeLatencyHist;
216 std::vector<Stats::Histogram *> m_hitTypeLatencyHist;
220 std::vector<Stats::Histogram *> m_hitMachLatencyHist;
221 std::vector< std::vector<Stats::Histogram *> > m_hitTypeMachLatencyHist;
226 std::vector<Stats::Histogram *> m_missTypeLatencyHist;
230 std::vector<Stats::Histogram *> m_missMachLatencyHist;
231 std::vector< std::vector<Stats::Histogram *> > m_missTypeMachLatencyHist;
234 std::vector<Stat
[all...]
/gem5/src/cpu/minor/
H A Dfunc_unit.hh77 std::vector<MinorOpClass *> opClasses;
79 /** Convenience packing of opClasses into a bit vector for easier
81 std::vector<bool> capabilityList;
128 std::vector<Cycles> srcRegsRelativeLats;
164 std::vector<unsigned int> cantForwardFromFUIndices;
167 std::vector<MinorFUTiming *> timings;
184 std::vector<MinorFU *> funcUnits;
238 std::vector<bool> cantForwardFromFUIndices;
H A Dcpu.hh95 std::vector<Minor::MinorThread *> threads;
169 std::vector<ThreadID> roundRobinPriority(ThreadID priority)
171 std::vector<ThreadID> prio_list;
178 std::vector<ThreadID> randomPriority()
180 std::vector<ThreadID> prio_list;
/gem5/src/sim/
H A Dcxx_config.hh58 #include <vector>
78 /* Is this a vector or singleton parameters/SimObject */
97 /* Is this a vector or singleton parameters/SimObject */
153 /** As setSimObjectVector but set a whole vector of references */
155 const std::vector<SimObject *> &simObjects)
169 const std::vector<std::string> &values, const Flags flags)
200 /** Get a list/vector parameter */
203 std::vector<std::string> &values) const = 0;
208 std::vector<std::string> &peers) const = 0;
214 virtual void getAllObjectNames(std::vector<st
[all...]
/gem5/src/cpu/
H A Dinst_res.hh56 VecRegContainer vector; member in union:InstResult::MultiResult
92 : type(t) { result.vector = v; }
111 result.vector = that.result.vector;
136 return result.vector == that.result.vector;
154 /** Is this a vector result?. */
156 /** Is this a vector element result?. */
185 panic_if(!isVector(), "Converting scalar (or invalid) to vector!!");
186 return result.vector;
[all...]
H A Dcpuevent.hh34 #include <vector>
52 typedef std::vector<CpuEvent *> CpuEventList;
/gem5/src/mem/ruby/network/
H A DNetwork.hh58 #include <vector>
150 std::vector<std::string> m_vnet_type_names;
155 // vector of queues from the components
156 std::vector<std::vector<MessageBuffer*> > m_toNetQueues;
157 std::vector<std::vector<MessageBuffer*> > m_fromNetQueues;
158 std::vector<bool> m_ordered;
/gem5/src/cpu/simple/
H A Dbase.hh102 std::vector<SimpleExecContext*> threadInfo;
147 const std::vector<bool>& byteEnable =
148 std::vector<bool>())
153 const std::vector<bool>& byteEnable =
154 std::vector<bool>())
159 const std::vector<bool>& byteEnable =
160 std::vector<bool>())
/gem5/ext/pybind11/tests/
H A Dtest_stl_binders.cpp31 /// Issue #487: binding std::vector<E> with E non-copyable
59 py::bind_vector<std::vector<unsigned int>>(m, "VectorInt", py::buffer_protocol());
64 py::bind_vector<std::vector<El>>(m, "VectorEl");
65 py::bind_vector<std::vector<std::vector<El>>>(m, "VectorVectorEl");
80 py::bind_vector<std::vector<E_nc>>(m, "VectorENC");
81 m.def("get_vnc", &one_to_n<std::vector<E_nc>>, py::return_value_policy::reference);
90 py::bind_vector<std::vector<unsigned char>>(m, "VectorUChar", py::buffer_protocol());
94 py::bind_vector<std::vector<VUndeclStruct>>(m, "VectorUndeclStruct", py::buffer_protocol());
105 py::bind_vector<std::vector<VStruc
[all...]
H A Dtest_stl.cpp14 #include <vector>
39 PYBIND11_MAKE_OPAQUE(std::vector<std::string, std::allocator<std::string>>);
55 m.def("cast_vector", []() { return std::vector<int>{1}; });
56 m.def("load_vector", [](const std::vector<int> &v) { return v.at(0) == 1 && v.at(1) == 2; });
57 // `std::vector<bool>` is special because it returns proxy objects instead of references
58 m.def("cast_bool_vector", []() { return std::vector<bool>{true, false}; });
59 m.def("load_bool_vector", [](const std::vector<bool> &v) {
63 static std::vector<RValueCaster> lvv{2};
93 m.def("cast_rv_vector", []() { return std::vector<RValueCaster>{2}; });
100 std::vector<st
[all...]
/gem5/src/systemc/ext/core/
H A Dsc_spawn.hh34 #include <vector>
128 std::vector<const sc_event *> _events;
129 std::vector<sc_port_base *> _ports;
130 std::vector<sc_export_base *> _exports;
131 std::vector<sc_interface *> _interfaces;
132 std::vector<sc_event_finder *> _finders;
144 std::vector<Reset<const sc_in<bool> > > _in_resets;
145 std::vector<Reset<const sc_inout<bool> > > _inout_resets;
146 std::vector<Reset<const sc_out<bool> > > _out_resets;
147 std::vector<Rese
[all...]
/gem5/src/systemc/core/
H A Dobject.hh34 #include <vector>
44 typedef std::vector<sc_core::sc_object *> Objects;
45 typedef std::vector<sc_core::sc_event *> Events;
68 const std::vector<sc_core::sc_object *> &get_child_objects() const;
69 const std::vector<sc_core::sc_event *> &get_child_events() const;
H A Dsc_object.cc30 #include <vector>
41 std::vector<sc_object *> top_level_objects;
69 const std::vector<sc_object *> &
75 const std::vector<sc_event *> &
162 const std::vector<sc_object *> &
/gem5/src/dev/arm/
H A Dgic_v3_distributor.hh153 std::vector <uint8_t> irqGroup;
154 std::vector <bool> irqEnabled;
155 std::vector <bool> irqPending;
156 std::vector <bool> irqActive;
157 std::vector <uint8_t> irqPriority;
158 std::vector <Gicv3::IntTriggerType> irqConfig;
159 std::vector <uint8_t> irqGrpmod;
160 std::vector <uint8_t> irqNsacr;
161 std::vector <IROUTER> irqAffinityRouting;
/gem5/src/cpu/o3/
H A Dregfile.hh48 #include <vector>
69 using PhysIds = std::vector<PhysRegId>;
79 std::vector<RegVal> intRegFile;
80 std::vector<PhysRegId> intRegIds;
83 std::vector<RegVal> floatRegFile;
84 std::vector<PhysRegId> floatRegIds;
87 std::vector<VecRegContainer> vectorRegFile;
88 std::vector<PhysRegId> vecRegIds;
89 std::vector<PhysRegId> vecElemIds;
92 std::vector<VecPredRegContaine
[all...]
/gem5/ext/dsent/model/timing_graph/
H A DElectricalTimingTree.h25 #include <vector>
32 using std::vector;
/gem5/ext/nomali/lib/
H A Dgpu.hh23 #include <vector>
200 const std::vector<GPUBlock *> blocks;

Completed in 28 milliseconds

1234567891011>>