/gem5/src/sim/ |
H A D | python.cc | 42 Port, std::unique_ptr<Port, pybind11::nodelete>>(m, "Port")
|
/gem5/src/dev/arm/ |
H A D | smmu_v3_cmdexec.hh | 58 SMMUCommandExecProcess(const std::string &name, SMMUv3 &_smmu) :
|
H A D | smmu_v3_events.hh | 60 const std::string name() const;
|
H A D | smmu_v3_slaveifc.hh | 91 std::list<SMMUTranslationProcess *> duplicateReqs; 94 std::list<SMMUTranslationProcess *> dependentReads[SMMU_MAX_TRANS_ID]; 95 std::list<SMMUTranslationProcess *> dependentWrites[SMMU_MAX_TRANS_ID]; 120 Port& getPort(const std::string &name, PortID id) override;
|
/gem5/src/kern/linux/ |
H A D | linux.cc | 42 Linux::openSpecialFile(std::string path, Process *process, 50 std::string data; 76 std::string 84 std::string
|
/gem5/src/cpu/testers/memtest/ |
H A D | memtest.hh | 81 Port &getPort(const std::string &if_name, 104 CpuPort(const std::string &_name, MemTest &_memtest) 138 std::set<Addr> outstandingAddrs; 141 std::unordered_map<Addr, uint8_t> referenceData;
|
/gem5/src/mem/cache/prefetch/ |
H A D | multi.hh | 69 std::list<BasePrefetcher *> prefetchers;
|
/gem5/src/mem/ |
H A D | external_master.cc | 51 std::map<std::string, ExternalMaster::Handler *> 64 ExternalMaster::getPort(const std::string &if_name, PortID idx) 107 ExternalMaster::registerHandler(const std::string &handler_name,
|
H A D | simple_mem.hh | 91 MemoryPort(const std::string& _name, SimpleMemory& _memory); 121 std::list<DeferredPacket> packetQueue; 175 std::unique_ptr<Packet> pendingDelete; 183 Port &getPort(const std::string &if_name,
|
H A D | port.cc | 57 MasterPort::MasterPort(const std::string& name, SimObject* _owner, PortID _id) 101 auto req = std::make_shared<Request>( 105 Packet::PrintReqState prs(std::cerr); 114 SlavePort::SlavePort(const std::string& name, SimObject* _owner, PortID id)
|
/gem5/src/systemc/tlm_bridge/ |
H A D | sc_mm.hh | 60 std::vector<gp *> freePayloads;
|
/gem5/src/systemc/core/ |
H A D | channel.cc | 60 std::set<Channel *> allChannels;
|
/gem5/src/mem/cache/replacement_policies/ |
H A D | replaceable_entry.hh | 74 std::shared_ptr<ReplacementData> replacementData;
|
/gem5/src/mem/ruby/profiler/ |
H A D | AccessTraceForAddress.hh | 59 void print(std::ostream& out) const; 80 inline std::ostream& 81 operator<<(std::ostream& out, const AccessTraceForAddress& obj) 84 out << std::flush;
|
/gem5/src/gpu-compute/ |
H A D | gpu_tlb.hh | 70 typedef std::list<TlbEntry*> EntryList; 162 std::vector<TlbEntry> tlb; 169 std::vector<EntryList> freeList; 178 std::vector<EntryList> entryList; 262 CpuSidePort(const std::string &_name, GpuTLB * gpu_TLB, 289 MemSidePort(const std::string &_name, GpuTLB * gpu_TLB, 293 std::deque<PacketPtr> retries; 307 std::vector<CpuSidePort*> cpuSidePort; 309 std::vector<MemSidePort*> memSidePort; 311 Port &getPort(const std [all...] |
/gem5/src/cpu/minor/ |
H A D | pipe_data.hh | 159 void reportData(std::ostream &os) const; 163 std::ostream &operator <<(std::ostream &os, BranchData::Reason reason); 167 std::ostream &operator <<(std::ostream &os, const BranchData &branch); 246 void reportData(std::ostream &os) const; 290 void reportData(std::ostream &os) const;
|
H A D | dyn_inst.hh | 143 std::ostream &operator <<(std::ostream &os, const InstId &id); 151 std::ostream &operator <<(std::ostream &os, const MinorDynInst &inst); 277 void reportData(std::ostream &os) const; 291 std::ostream &operator <<(std::ostream &os, const MinorDynInst &inst);
|
/gem5/src/cpu/simple/probes/ |
H A D | simpoint.cc | 71 typedef ProbeListenerArg<SimPoint, std::pair<SimpleThread*,StaticInstPtr>> 78 SimPoint::profile(const std::pair<SimpleThread*, StaticInstPtr>& p) argument 104 bbMap.insert(std::make_pair(currentBBV, info)); 118 std::vector<std::pair<uint64_t, uint64_t> > counts; 123 counts.push_back(std::make_pair(info.id, info.count)); 127 std::sort(counts.begin(), counts.end());
|
/gem5/src/arch/arm/insts/ |
H A D | branch64.hh | 64 std::string generateDisassembly( 80 std::string generateDisassembly( 96 std::string generateDisassembly( 109 std::string generateDisassembly( 121 std::string generateDisassembly( 144 std::string generateDisassembly( 170 std::string generateDisassembly(
|
/gem5/src/sim/power/ |
H A D | thermal_model.hh | 172 std::vector <ThermalDomain *> domains; 173 std::vector <ThermalReference *> references; 174 std::vector <ThermalCapacitor *> capacitors; 175 std::vector <ThermalResistor *> resistors; 177 std::vector <ThermalEntity *> entities; 180 std::vector <ThermalNode*> nodes; 181 std::vector <ThermalNode*> eq_nodes;
|
/gem5/src/dev/net/ |
H A D | dist_etherlink.hh | 78 std::string objName; 87 Link(const std::string &name, DistEtherLink *p, 94 const std::string name() const { return objName; } 124 TxLink(const std::string &name, DistEtherLink *p, 164 RxLink(const std::string &name, DistEtherLink *p, 189 LocalIface(const std::string &name, TxLink *tx, RxLink *rx, 226 Port &getPort(const std::string &if_name,
|
/gem5/src/mem/cache/tags/ |
H A D | compressed_tags.cc | 55 blks = std::vector<CompressionBlk>(numBlocks); 56 superBlks = std::vector<SuperBlk>(numSectors); 105 const std::size_t compressed_size, 106 std::vector<CacheBlk*>& evict_blks) const 109 const std::vector<ReplaceableEntry*> superblock_entries = 188 CompressedTags::forEachBlk(std::function<void(CacheBlk &)> visitor) 196 CompressedTags::anyBlk(std::function<bool(CacheBlk &)> visitor)
|
/gem5/ext/systemc/src/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_fifo/ |
H A D | tlm_fifo.h | 126 if( is_empty() ) std::cout << "empty" << std::endl; 127 if( is_full() ) std::cout << "full" << std::endl; 129 std::cout << "size " << size() << " - " << used() << " used " 130 << std::endl; 131 std::cout << "readable " << m_num_readable 132 << std::endl; 133 std::cout << "written/read " << m_num_written << "/" << m_num_read 134 << std [all...] |
/gem5/src/systemc/tests/include/ |
H A D | SimpleATTarget1.h | 84 std::cout << name() << ": Received write request: A = 0x" 85 << std::hex << (unsigned int)address << ", D = 0x" 86 << data << std::dec 87 << " @ " << sc_core::sc_time_stamp() << std::endl; 92 std::cout << name() << ": Received read request: A = 0x" 93 << std::hex << (unsigned int)address << std::dec 94 << " @ " << sc_core::sc_time_stamp() << std::endl; 204 std::queue<transaction_type*> mEndRequestQueue; 206 std [all...] |
/gem5/src/base/ |
H A D | circlebuf.hh | 95 std::copy(begin() + offset, begin() + offset + len, out); 125 std::copy(in, in + len, end()); 176 arrayParamOut(CheckpointOut &cp, const std::string &name, 179 std::vector<T> temp(param.size()); 186 arrayParamIn(CheckpointIn &cp, const std::string &name, 189 std::vector<T> temp; 198 arrayParamOut(CheckpointOut &cp, const std::string &name, 201 std::vector<T> temp(param.size()); 208 arrayParamIn(CheckpointIn &cp, const std::string &name, 211 std [all...] |