/gem5/src/dev/alpha/ |
H A D | tsunami_cchip.hh | 95 Tick read(PacketPtr pkt) override; member in class:TsunamiCChip 97 Tick write(PacketPtr pkt) override; member in class:TsunamiCChip 134 void serialize(CheckpointOut &cp) const override; member in class:TsunamiCChip 135 void unserialize(CheckpointIn &cp) override; member in class:TsunamiCChip
|
/gem5/src/dev/i2c/ |
H A D | bus.hh | 147 Tick read(PacketPtr pkt) override; member in class:I2CBus 148 Tick write(PacketPtr pkt) override; member in class:I2CBus 150 void serialize(CheckpointOut &cp) const override; member in class:I2CBus 151 void unserialize(CheckpointIn &cp) override; member in class:I2CBus
|
/gem5/src/dev/x86/ |
H A D | speaker.hh | 72 Tick read(PacketPtr pkt) override; member in class:X86ISA::Speaker 74 Tick write(PacketPtr pkt) override; member in class:X86ISA::Speaker 76 void serialize(CheckpointOut &cp) const override; member in class:X86ISA::Speaker 77 void unserialize(CheckpointIn &cp) override; member in class:X86ISA::Speaker
|
/gem5/src/sim/ |
H A D | voltage_domain.hh | 114 void startup() override; member in class:VoltageDomain 129 void regStats() override; member in class:VoltageDomain 131 void serialize(CheckpointOut &cp) const override; member in class:VoltageDomain 132 void unserialize(CheckpointIn &cp) override; member in class:VoltageDomain
|
/gem5/src/dev/arm/ |
H A D | rtc_pl031.hh | 119 Tick read(PacketPtr pkt) override; member in class:PL031 126 Tick write(PacketPtr pkt) override; member in class:PL031 128 void serialize(CheckpointOut &cp) const override; member in class:PL031 129 void unserialize(CheckpointIn &cp) override; member in class:PL031
|
/gem5/src/arch/sparc/insts/ |
H A D | unimp.hh | 64 execute(ExecContext *xc, Trace::InstRecord *traceData) const override 72 generateDisassembly(Addr pc, const SymbolTable *symtab) const override 100 execute(ExecContext *xc, Trace::InstRecord *traceData) const override 111 generateDisassembly(Addr pc, const SymbolTable *symtab) const override
|
H A D | mem.hh | 55 Addr pc, const SymbolTable *symtab) const override; member in class:SparcISA::Mem 71 Addr pc, const SymbolTable *symtab) const override; member in class:SparcISA::MemImm
|
H A D | trap.hh | 60 Addr pc, const SymbolTable *symtab) const override; member in class:SparcISA::Trap 71 generateDisassembly(Addr pc, const SymbolTable *symtab) const override
|
/gem5/src/arch/riscv/insts/ |
H A D | compressed.hh | 52 Addr pc, const SymbolTable *symtab) const override; member in class:RiscvISA::CompRegOp
|
H A D | unknown.hh | 60 execute(ExecContext *, Trace::InstRecord *) const override 66 generateDisassembly(Addr pc, const SymbolTable *symtab) const override
|
H A D | amo.hh | 54 Fault execute(ExecContext *, Trace::InstRecord *) const override; member in class:RiscvISA::MemFenceMicro 56 Addr pc, const SymbolTable *symtab) const override; member in class:RiscvISA::MemFenceMicro 66 Addr pc, const SymbolTable *symtab) const override; member in class:RiscvISA::LoadReserved 76 Addr pc, const SymbolTable *symtab) const override; member in class:RiscvISA::LoadReservedMicro 86 Addr pc, const SymbolTable *symtab) const override; member in class:RiscvISA::StoreCond 96 Addr pc, const SymbolTable *symtab) const override; member in class:RiscvISA::StoreCondMicro 106 Addr pc, const SymbolTable *symtab) const override; member in class:RiscvISA::AtomicMemOp 116 Addr pc, const SymbolTable *symtab) const override; member in class:RiscvISA::AtomicMemOpMicro
|
/gem5/src/dev/ps2/ |
H A D | touchkit.hh | 65 void serialize(CheckpointOut &cp) const override; member in class:PS2TouchKit 66 void unserialize(CheckpointIn &cp) override; member in class:PS2TouchKit 69 bool recv(const std::vector<uint8_t> &data) override; member in class:PS2TouchKit 72 void mouseAt(uint16_t x, uint16_t y, uint8_t buttons) override; member in class:PS2TouchKit
|
/gem5/src/mem/cache/replacement_policies/ |
H A D | bip_rp.hh | 82 override; member in class:BIPRP
|
/gem5/src/cpu/testers/traffic_gen/ |
H A D | stream_gen.hh | 116 uint32_t pickStreamID() override 119 uint32_t pickSubStreamID() override 130 uint32_t pickStreamID() override 133 uint32_t pickSubStreamID() override
|
/gem5/src/mem/cache/prefetch/ |
H A D | tagged.hh | 55 std::vector<AddrPriority> &addresses) override; member in class:TaggedPrefetcher
|
/gem5/src/base/filters/ |
H A D | bulk_bloom_filter.hh | 53 int hash(Addr addr, int hash_number) const override; member in class:BloomFilter::Bulk
|
H A D | h3_bloom_filter.hh | 52 int hash(Addr addr, int hash_number) const override; member in class:BloomFilter::H3
|
/gem5/src/dev/net/ |
H A D | dist_iface.hh | 201 virtual void serialize(CheckpointOut &cp) const override = 0; member in class:DistIface::Sync 202 virtual void unserialize(CheckpointIn &cp) override = 0; member in class:DistIface::Sync 225 bool run(bool same_tick) override; member in class:DistIface::SyncNode 230 ReqType do_stop_sync) override; member in class:DistIface::SyncNode 232 void requestCkpt(ReqType req) override; member in class:DistIface::SyncNode 233 void requestExit(ReqType req) override; member in class:DistIface::SyncNode 234 void requestStopSync(ReqType req) override; member in class:DistIface::SyncNode 236 void serialize(CheckpointOut &cp) const override; member in class:DistIface::SyncNode 237 void unserialize(CheckpointIn &cp) override; member in class:DistIface::SyncNode 264 bool run(bool same_tick) override; member in class:DistIface::SyncSwitch 269 ReqType do_stop_sync) override; member in class:DistIface::SyncSwitch 281 void serialize(CheckpointOut &cp) const override; member in class:DistIface::SyncSwitch 282 void unserialize(CheckpointIn &cp) override; member in class:DistIface::SyncSwitch 321 void process() override; member in class:DistIface::SyncEvent 353 void serialize(CheckpointOut &cp) const override; member in struct:DistIface::RecvScheduler::Desc 354 void unserialize(CheckpointIn &cp) override; member in struct:DistIface::RecvScheduler::Desc 444 void serialize(CheckpointOut &cp) const override; member in class:DistIface::RecvScheduler 445 void unserialize(CheckpointIn &cp) override; member in class:DistIface::RecvScheduler 602 DrainState drain() override; member in class:DistIface 603 void drainResume() override; member in class:DistIface 607 void serialize(CheckpointOut &cp) const override; member in class:DistIface 608 void unserialize(CheckpointIn &cp) override; member in class:DistIface [all...] |
H A D | i8254xGBe.hh | 328 void serialize(CheckpointOut &cp) const override; member in class:IGbE::DescCache 329 void unserialize(CheckpointIn &cp) override; member in class:IGbE::DescCache 341 Addr descBase() const override { return igbe->regs.rdba(); } 342 long descHead() const override { return igbe->regs.rdh(); } 343 long descLen() const override { return igbe->regs.rdlen() >> 4; } 344 long descTail() const override { return igbe->regs.rdt(); } 345 void updateHead(long h) override { igbe->regs.rdh(h); } 346 void enableSm() override; member in class:IGbE::RxDescCache 347 void fetchAfterWb() override { 390 bool hasOutstandingEvents() override; member in class:IGbE::RxDescCache 392 void serialize(CheckpointOut &cp) const override; member in class:IGbE::RxDescCache 393 void unserialize(CheckpointIn &cp) override; member in class:IGbE::RxDescCache 407 void enableSm() override; member in class:IGbE::TxDescCache 408 void actionAfterWb() override; member in class:IGbE::TxDescCache 496 bool hasOutstandingEvents() override; member in class:IGbE::TxDescCache 503 void serialize(CheckpointOut &cp) const override; member in class:IGbE::TxDescCache 504 void unserialize(CheckpointIn &cp) override; member in class:IGbE::TxDescCache 520 void init() override; member in class:IGbE 523 PortID idx=InvalidPortID) override; member in class:IGbE 527 Tick read(PacketPtr pkt) override; member in class:IGbE 528 Tick write(PacketPtr pkt) override; member in class:IGbE 530 Tick writeConfig(PacketPtr pkt) override; member in class:IGbE 535 void serialize(CheckpointOut &cp) const override; member in class:IGbE 536 void unserialize(CheckpointIn &cp) override; member in class:IGbE 538 DrainState drain() override; member in class:IGbE 539 void drainResume() override; member in class:IGbE [all...] |
/gem5/src/mem/cache/compressors/ |
H A D | bdi.hh | 146 const uint64_t* data, Cycles& comp_lat, Cycles& decomp_lat) override; member in class:BDI 156 uint64_t* data) override; member in class:BDI 175 void regStats() override; member in class:BDI 252 void calculateCompressedSize() override; member in class:BDI::BDICompDataZeros 266 uint64_t access(const int index) const override; member in class:BDI::BDICompDataZeros 284 void calculateCompressedSize() override; member in class:BDI::BDICompDataRep 301 uint64_t access(const int index) const override; member in class:BDI::BDICompDataRep 324 void calculateCompressedSize() override; member in class:BDI::BDICompDataUncompressed 343 uint64_t access(const int index) const override; member in class:BDI::BDICompDataUncompressed 397 void calculateCompressedSize() override; member in class:BDI::BDICompDataBaseDelta 416 uint64_t access(const int index) const override; member in class:BDI::BDICompDataBaseDelta [all...] |
/gem5/src/cpu/minor/ |
H A D | exec_context.hh | 117 override 127 override 136 AtomicOpFunctorPtr amo_op) override 144 readIntRegOperand(const StaticInst *si, int idx) override 152 readFloatRegOperandBits(const StaticInst *si, int idx) override 160 readVecRegOperand(const StaticInst *si, int idx) const override 168 getWritableVecRegOperand(const StaticInst *si, int idx) override 176 readVecElemOperand(const StaticInst *si, int idx) const override 184 readVecPredRegOperand(const StaticInst *si, int idx) const override 192 getWritableVecPredRegOperand(const StaticInst *si, int idx) override [all...] |
/gem5/src/arch/arm/kvm/ |
H A D | base_cpu.hh | 55 void startup() override; member in class:BaseArmKvmCPU 58 Tick kvmRun(Tick ticks) override; member in class:BaseArmKvmCPU
|
/gem5/src/mem/probes/ |
H A D | stack_dist.hh | 55 void regStats() override; member in class:StackDistProbe 58 void handleRequest(const ProbePoints::PacketInfo &pkt_info) override; member in class:StackDistProbe
|
/gem5/src/mem/qos/ |
H A D | policy_fixed_prio.hh | 62 void init() override; member in class:QoS::FixedPriorityPolicy 90 virtual uint8_t schedule(const MasterID, const uint64_t) override; member in class:QoS::FixedPriorityPolicy
|
/gem5/src/arch/arm/ |
H A D | isa_device.hh | 103 void setMiscReg(int misc_reg, RegVal val) override; member in class:ArmISA::DummyISADevice 104 RegVal readMiscReg(int misc_reg) override; member in class:ArmISA::DummyISADevice
|