111106Spower.jg@gmail.com 211106Spower.jg@gmail.com---------- Begin Simulation Statistics ---------- 311680SCurtis.Dunham@arm.comsim_seconds 0.000062 # Number of seconds simulated 411680SCurtis.Dunham@arm.comsim_ticks 62333000 # Number of ticks simulated 511680SCurtis.Dunham@arm.comfinal_tick 62333000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 611106Spower.jg@gmail.comsim_freq 1000000000000 # Frequency of simulated ticks 711687Sandreas.hansson@arm.comhost_inst_rate 472885 # Simulator instruction rate (inst/s) 811687Sandreas.hansson@arm.comhost_op_rate 471880 # Simulator op (including micro ops) rate (op/s) 911687Sandreas.hansson@arm.comhost_tick_rate 5205204018 # Simulator tick rate (ticks/s) 1011687Sandreas.hansson@arm.comhost_mem_usage 636424 # Number of bytes of host memory used 1111680SCurtis.Dunham@arm.comhost_seconds 0.01 # Real time elapsed on the host 1211390Ssteve.reinhardt@amd.comsim_insts 5641 # Number of instructions simulated 1311390Ssteve.reinhardt@amd.comsim_ops 5641 # Number of ops (including micro ops) simulated 1411106Spower.jg@gmail.comsystem.clk_domain.voltage_domain.voltage 1 # Voltage in Volts 1511106Spower.jg@gmail.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611680SCurtis.Dunham@arm.comsystem.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 1711106Spower.jg@gmail.comsystem.mem_ctrl.bytes_read::cpu.inst 18752 # Number of bytes read from this memory 1811106Spower.jg@gmail.comsystem.mem_ctrl.bytes_read::cpu.data 8768 # Number of bytes read from this memory 1911106Spower.jg@gmail.comsystem.mem_ctrl.bytes_read::total 27520 # Number of bytes read from this memory 2011106Spower.jg@gmail.comsystem.mem_ctrl.bytes_inst_read::cpu.inst 18752 # Number of instructions bytes read from this memory 2111106Spower.jg@gmail.comsystem.mem_ctrl.bytes_inst_read::total 18752 # Number of instructions bytes read from this memory 2211106Spower.jg@gmail.comsystem.mem_ctrl.num_reads::cpu.inst 293 # Number of read requests responded to by this memory 2311106Spower.jg@gmail.comsystem.mem_ctrl.num_reads::cpu.data 137 # Number of read requests responded to by this memory 2411106Spower.jg@gmail.comsystem.mem_ctrl.num_reads::total 430 # Number of read requests responded to by this memory 2511680SCurtis.Dunham@arm.comsystem.mem_ctrl.bw_read::cpu.inst 300835833 # Total read bandwidth from this memory (bytes/s) 2611680SCurtis.Dunham@arm.comsystem.mem_ctrl.bw_read::cpu.data 140663854 # Total read bandwidth from this memory (bytes/s) 2711680SCurtis.Dunham@arm.comsystem.mem_ctrl.bw_read::total 441499687 # Total read bandwidth from this memory (bytes/s) 2811680SCurtis.Dunham@arm.comsystem.mem_ctrl.bw_inst_read::cpu.inst 300835833 # Instruction read bandwidth from this memory (bytes/s) 2911680SCurtis.Dunham@arm.comsystem.mem_ctrl.bw_inst_read::total 300835833 # Instruction read bandwidth from this memory (bytes/s) 3011680SCurtis.Dunham@arm.comsystem.mem_ctrl.bw_total::cpu.inst 300835833 # Total bandwidth to/from this memory (bytes/s) 3111680SCurtis.Dunham@arm.comsystem.mem_ctrl.bw_total::cpu.data 140663854 # Total bandwidth to/from this memory (bytes/s) 3211680SCurtis.Dunham@arm.comsystem.mem_ctrl.bw_total::total 441499687 # Total bandwidth to/from this memory (bytes/s) 3311106Spower.jg@gmail.comsystem.mem_ctrl.readReqs 430 # Number of read requests accepted 3411106Spower.jg@gmail.comsystem.mem_ctrl.writeReqs 0 # Number of write requests accepted 3511106Spower.jg@gmail.comsystem.mem_ctrl.readBursts 430 # Number of DRAM read bursts, including those serviced by the write queue 3611106Spower.jg@gmail.comsystem.mem_ctrl.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 3711106Spower.jg@gmail.comsystem.mem_ctrl.bytesReadDRAM 27520 # Total number of bytes read from DRAM 3811106Spower.jg@gmail.comsystem.mem_ctrl.bytesReadWrQ 0 # Total number of bytes read from write queue 3911106Spower.jg@gmail.comsystem.mem_ctrl.bytesWritten 0 # Total number of bytes written to DRAM 4011106Spower.jg@gmail.comsystem.mem_ctrl.bytesReadSys 27520 # Total read bytes from the system interface side 4111106Spower.jg@gmail.comsystem.mem_ctrl.bytesWrittenSys 0 # Total written bytes from the system interface side 4211106Spower.jg@gmail.comsystem.mem_ctrl.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 4311106Spower.jg@gmail.comsystem.mem_ctrl.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 4411106Spower.jg@gmail.comsystem.mem_ctrl.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 4511106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::0 25 # Per bank write bursts 4611106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::1 0 # Per bank write bursts 4711106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::2 0 # Per bank write bursts 4811106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::3 0 # Per bank write bursts 4911106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::4 6 # Per bank write bursts 5011106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::5 3 # Per bank write bursts 5111106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::6 11 # Per bank write bursts 5211106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::7 49 # Per bank write bursts 5311106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::8 53 # Per bank write bursts 5411106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::9 74 # Per bank write bursts 5511106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::10 34 # Per bank write bursts 5611106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::11 19 # Per bank write bursts 5711106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::12 50 # Per bank write bursts 5811106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::13 27 # Per bank write bursts 5911106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::14 72 # Per bank write bursts 6011106Spower.jg@gmail.comsystem.mem_ctrl.perBankRdBursts::15 7 # Per bank write bursts 6111106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::0 0 # Per bank write bursts 6211106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::1 0 # Per bank write bursts 6311106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::2 0 # Per bank write bursts 6411106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::3 0 # Per bank write bursts 6511106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::4 0 # Per bank write bursts 6611106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::5 0 # Per bank write bursts 6711106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::6 0 # Per bank write bursts 6811106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::7 0 # Per bank write bursts 6911106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::8 0 # Per bank write bursts 7011106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::9 0 # Per bank write bursts 7111106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::10 0 # Per bank write bursts 7211106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::11 0 # Per bank write bursts 7311106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::12 0 # Per bank write bursts 7411106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::13 0 # Per bank write bursts 7511106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::14 0 # Per bank write bursts 7611106Spower.jg@gmail.comsystem.mem_ctrl.perBankWrBursts::15 0 # Per bank write bursts 7711106Spower.jg@gmail.comsystem.mem_ctrl.numRdRetry 0 # Number of times read queue was full causing retry 7811106Spower.jg@gmail.comsystem.mem_ctrl.numWrRetry 0 # Number of times write queue was full causing retry 7911680SCurtis.Dunham@arm.comsystem.mem_ctrl.totGap 62196000 # Total gap between requests 8011106Spower.jg@gmail.comsystem.mem_ctrl.readPktSize::0 0 # Read request sizes (log2) 8111106Spower.jg@gmail.comsystem.mem_ctrl.readPktSize::1 0 # Read request sizes (log2) 8211106Spower.jg@gmail.comsystem.mem_ctrl.readPktSize::2 0 # Read request sizes (log2) 8311106Spower.jg@gmail.comsystem.mem_ctrl.readPktSize::3 0 # Read request sizes (log2) 8411106Spower.jg@gmail.comsystem.mem_ctrl.readPktSize::4 0 # Read request sizes (log2) 8511106Spower.jg@gmail.comsystem.mem_ctrl.readPktSize::5 0 # Read request sizes (log2) 8611106Spower.jg@gmail.comsystem.mem_ctrl.readPktSize::6 430 # Read request sizes (log2) 8711106Spower.jg@gmail.comsystem.mem_ctrl.writePktSize::0 0 # Write request sizes (log2) 8811106Spower.jg@gmail.comsystem.mem_ctrl.writePktSize::1 0 # Write request sizes (log2) 8911106Spower.jg@gmail.comsystem.mem_ctrl.writePktSize::2 0 # Write request sizes (log2) 9011106Spower.jg@gmail.comsystem.mem_ctrl.writePktSize::3 0 # Write request sizes (log2) 9111106Spower.jg@gmail.comsystem.mem_ctrl.writePktSize::4 0 # Write request sizes (log2) 9211106Spower.jg@gmail.comsystem.mem_ctrl.writePktSize::5 0 # Write request sizes (log2) 9311106Spower.jg@gmail.comsystem.mem_ctrl.writePktSize::6 0 # Write request sizes (log2) 9411106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::0 430 # What read queue length does an incoming req see 9511106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::1 0 # What read queue length does an incoming req see 9611106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::2 0 # What read queue length does an incoming req see 9711106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::3 0 # What read queue length does an incoming req see 9811106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::4 0 # What read queue length does an incoming req see 9911106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::5 0 # What read queue length does an incoming req see 10011106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::6 0 # What read queue length does an incoming req see 10111106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::7 0 # What read queue length does an incoming req see 10211106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::8 0 # What read queue length does an incoming req see 10311106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::9 0 # What read queue length does an incoming req see 10411106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::10 0 # What read queue length does an incoming req see 10511106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::11 0 # What read queue length does an incoming req see 10611106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::12 0 # What read queue length does an incoming req see 10711106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::13 0 # What read queue length does an incoming req see 10811106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::14 0 # What read queue length does an incoming req see 10911106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::15 0 # What read queue length does an incoming req see 11011106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::16 0 # What read queue length does an incoming req see 11111106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::17 0 # What read queue length does an incoming req see 11211106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::18 0 # What read queue length does an incoming req see 11311106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::19 0 # What read queue length does an incoming req see 11411106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::20 0 # What read queue length does an incoming req see 11511106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::21 0 # What read queue length does an incoming req see 11611106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::22 0 # What read queue length does an incoming req see 11711106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::23 0 # What read queue length does an incoming req see 11811106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::24 0 # What read queue length does an incoming req see 11911106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::25 0 # What read queue length does an incoming req see 12011106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::26 0 # What read queue length does an incoming req see 12111106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::27 0 # What read queue length does an incoming req see 12211106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::28 0 # What read queue length does an incoming req see 12311106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::29 0 # What read queue length does an incoming req see 12411106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::30 0 # What read queue length does an incoming req see 12511106Spower.jg@gmail.comsystem.mem_ctrl.rdQLenPdf::31 0 # What read queue length does an incoming req see 12611106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::0 0 # What write queue length does an incoming req see 12711106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::1 0 # What write queue length does an incoming req see 12811106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::2 0 # What write queue length does an incoming req see 12911106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::3 0 # What write queue length does an incoming req see 13011106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::4 0 # What write queue length does an incoming req see 13111106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::5 0 # What write queue length does an incoming req see 13211106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::6 0 # What write queue length does an incoming req see 13311106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::7 0 # What write queue length does an incoming req see 13411106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::8 0 # What write queue length does an incoming req see 13511106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::9 0 # What write queue length does an incoming req see 13611106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::10 0 # What write queue length does an incoming req see 13711106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::11 0 # What write queue length does an incoming req see 13811106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::12 0 # What write queue length does an incoming req see 13911106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::13 0 # What write queue length does an incoming req see 14011106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::14 0 # What write queue length does an incoming req see 14111106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::15 0 # What write queue length does an incoming req see 14211106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::16 0 # What write queue length does an incoming req see 14311106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::17 0 # What write queue length does an incoming req see 14411106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::18 0 # What write queue length does an incoming req see 14511106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::19 0 # What write queue length does an incoming req see 14611106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::20 0 # What write queue length does an incoming req see 14711106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::21 0 # What write queue length does an incoming req see 14811106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::22 0 # What write queue length does an incoming req see 14911106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::23 0 # What write queue length does an incoming req see 15011106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::24 0 # What write queue length does an incoming req see 15111106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::25 0 # What write queue length does an incoming req see 15211106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::26 0 # What write queue length does an incoming req see 15311106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::27 0 # What write queue length does an incoming req see 15411106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::28 0 # What write queue length does an incoming req see 15511106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::29 0 # What write queue length does an incoming req see 15611106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::30 0 # What write queue length does an incoming req see 15711106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::31 0 # What write queue length does an incoming req see 15811106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::32 0 # What write queue length does an incoming req see 15911106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::33 0 # What write queue length does an incoming req see 16011106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::34 0 # What write queue length does an incoming req see 16111106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::35 0 # What write queue length does an incoming req see 16211106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::36 0 # What write queue length does an incoming req see 16311106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::37 0 # What write queue length does an incoming req see 16411106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::38 0 # What write queue length does an incoming req see 16511106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::39 0 # What write queue length does an incoming req see 16611106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::40 0 # What write queue length does an incoming req see 16711106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::41 0 # What write queue length does an incoming req see 16811106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::42 0 # What write queue length does an incoming req see 16911106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::43 0 # What write queue length does an incoming req see 17011106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::44 0 # What write queue length does an incoming req see 17111106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::45 0 # What write queue length does an incoming req see 17211106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::46 0 # What write queue length does an incoming req see 17311106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::47 0 # What write queue length does an incoming req see 17411106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::48 0 # What write queue length does an incoming req see 17511106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::49 0 # What write queue length does an incoming req see 17611106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::50 0 # What write queue length does an incoming req see 17711106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::51 0 # What write queue length does an incoming req see 17811106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::52 0 # What write queue length does an incoming req see 17911106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::53 0 # What write queue length does an incoming req see 18011106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::54 0 # What write queue length does an incoming req see 18111106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::55 0 # What write queue length does an incoming req see 18211106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::56 0 # What write queue length does an incoming req see 18311106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::57 0 # What write queue length does an incoming req see 18411106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::58 0 # What write queue length does an incoming req see 18511106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::59 0 # What write queue length does an incoming req see 18611106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::60 0 # What write queue length does an incoming req see 18711106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::61 0 # What write queue length does an incoming req see 18811106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::62 0 # What write queue length does an incoming req see 18911106Spower.jg@gmail.comsystem.mem_ctrl.wrQLenPdf::63 0 # What write queue length does an incoming req see 19011680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::samples 113 # Bytes accessed per row activation 19111680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::mean 241.840708 # Bytes accessed per row activation 19211680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::gmean 173.064480 # Bytes accessed per row activation 19311680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::stdev 223.138673 # Bytes accessed per row activation 19411680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::0-127 30 26.55% 26.55% # Bytes accessed per row activation 19511680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::128-255 41 36.28% 62.83% # Bytes accessed per row activation 19611680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::256-383 20 17.70% 80.53% # Bytes accessed per row activation 19711680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::384-511 8 7.08% 87.61% # Bytes accessed per row activation 19811680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::512-639 5 4.42% 92.04% # Bytes accessed per row activation 19911680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::640-767 2 1.77% 93.81% # Bytes accessed per row activation 20011680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::768-895 3 2.65% 96.46% # Bytes accessed per row activation 20111680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::896-1023 1 0.88% 97.35% # Bytes accessed per row activation 20211680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::1024-1151 3 2.65% 100.00% # Bytes accessed per row activation 20311680SCurtis.Dunham@arm.comsystem.mem_ctrl.bytesPerActivate::total 113 # Bytes accessed per row activation 20411680SCurtis.Dunham@arm.comsystem.mem_ctrl.totQLat 6850250 # Total ticks spent queuing 20511680SCurtis.Dunham@arm.comsystem.mem_ctrl.totMemAccLat 14912750 # Total ticks spent from burst creation until serviced by the DRAM 20611106Spower.jg@gmail.comsystem.mem_ctrl.totBusLat 2150000 # Total ticks spent in databus transfers 20711680SCurtis.Dunham@arm.comsystem.mem_ctrl.avgQLat 15930.81 # Average queueing delay per DRAM burst 20811106Spower.jg@gmail.comsystem.mem_ctrl.avgBusLat 5000.00 # Average bus latency per DRAM burst 20911680SCurtis.Dunham@arm.comsystem.mem_ctrl.avgMemAccLat 34680.81 # Average memory access latency per DRAM burst 21011680SCurtis.Dunham@arm.comsystem.mem_ctrl.avgRdBW 441.50 # Average DRAM read bandwidth in MiByte/s 21111106Spower.jg@gmail.comsystem.mem_ctrl.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 21211680SCurtis.Dunham@arm.comsystem.mem_ctrl.avgRdBWSys 441.50 # Average system read bandwidth in MiByte/s 21311106Spower.jg@gmail.comsystem.mem_ctrl.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 21411106Spower.jg@gmail.comsystem.mem_ctrl.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 21511680SCurtis.Dunham@arm.comsystem.mem_ctrl.busUtil 3.45 # Data bus utilization in percentage 21611680SCurtis.Dunham@arm.comsystem.mem_ctrl.busUtilRead 3.45 # Data bus utilization in percentage for reads 21711106Spower.jg@gmail.comsystem.mem_ctrl.busUtilWrite 0.00 # Data bus utilization in percentage for writes 21811106Spower.jg@gmail.comsystem.mem_ctrl.avgRdQLen 1.00 # Average read queue length when enqueuing 21911106Spower.jg@gmail.comsystem.mem_ctrl.avgWrQLen 0.00 # Average write queue length when enqueuing 22011680SCurtis.Dunham@arm.comsystem.mem_ctrl.readRowHits 316 # Number of row buffer hits during reads 22111106Spower.jg@gmail.comsystem.mem_ctrl.writeRowHits 0 # Number of row buffer hits during writes 22211680SCurtis.Dunham@arm.comsystem.mem_ctrl.readRowHitRate 73.49 # Row buffer hit rate for reads 22311106Spower.jg@gmail.comsystem.mem_ctrl.writeRowHitRate nan # Row buffer hit rate for writes 22411680SCurtis.Dunham@arm.comsystem.mem_ctrl.avgGap 144641.86 # Average gap between requests 22511680SCurtis.Dunham@arm.comsystem.mem_ctrl.pageHitRate 73.49 # Row buffer hit rate, read and write combined 22611680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.actEnergy 192780 # Energy for activate commands per rank (pJ) 22711680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.preEnergy 98670 # Energy for precharge commands per rank (pJ) 22811680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.readEnergy 671160 # Energy for read commands per rank (pJ) 22911106Spower.jg@gmail.comsystem.mem_ctrl_0.writeEnergy 0 # Energy for write commands per rank (pJ) 23011680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.refreshEnergy 4917120.000000 # Energy for refresh commands per rank (pJ) 23111680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.actBackEnergy 2176830 # Energy for active background per rank (pJ) 23211680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.preBackEnergy 210240 # Energy for precharge background per rank (pJ) 23311680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.actPowerDownEnergy 19527630 # Energy for active power-down per rank (pJ) 23411680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.prePowerDownEnergy 3815040 # Energy for precharge power-down per rank (pJ) 23511680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.selfRefreshEnergy 1573140 # Energy for self refresh per rank (pJ) 23611680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.totalEnergy 33182610 # Total energy per rank (pJ) 23711680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.averagePower 532.337778 # Core power per rank (mW) 23811680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.totalIdleTime 56494000 # Total Idle time Per DRAM Rank 23911680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.memoryStateTime::IDLE 323000 # Time in different power states 24011680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.memoryStateTime::REF 2086000 # Time in different power states 24111680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.memoryStateTime::SREF 4253250 # Time in different power states 24211680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.memoryStateTime::PRE_PDN 9935000 # Time in different power states 24311680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.memoryStateTime::ACT 2911750 # Time in different power states 24411680SCurtis.Dunham@arm.comsystem.mem_ctrl_0.memoryStateTime::ACT_PDN 42824000 # Time in different power states 24511680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.actEnergy 621180 # Energy for activate commands per rank (pJ) 24611680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.preEnergy 330165 # Energy for precharge commands per rank (pJ) 24711680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.readEnergy 2399040 # Energy for read commands per rank (pJ) 24811106Spower.jg@gmail.comsystem.mem_ctrl_1.writeEnergy 0 # Energy for write commands per rank (pJ) 24911680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.refreshEnergy 4917120.000000 # Energy for refresh commands per rank (pJ) 25011680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.actBackEnergy 5632170 # Energy for active background per rank (pJ) 25111680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.preBackEnergy 168480 # Energy for precharge background per rank (pJ) 25211680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.actPowerDownEnergy 22617030 # Energy for active power-down per rank (pJ) 25311680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.prePowerDownEnergy 64320 # Energy for precharge power-down per rank (pJ) 25411680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 25511680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.totalEnergy 36749505 # Total energy per rank (pJ) 25611680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.averagePower 587.463363 # Core power per rank (mW) 25711680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.totalIdleTime 49768000 # Total Idle time Per DRAM Rank 25811680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.memoryStateTime::IDLE 176000 # Time in different power states 25911680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.memoryStateTime::REF 1843250 # Time in different power states 26011680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.memoryStateTime::SREF 0 # Time in different power states 26111680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.memoryStateTime::PRE_PDN 167500 # Time in different power states 26211680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.memoryStateTime::ACT 10545750 # Time in different power states 26311680SCurtis.Dunham@arm.comsystem.mem_ctrl_1.memoryStateTime::ACT_PDN 49600500 # Time in different power states 26411680SCurtis.Dunham@arm.comsystem.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 26511106Spower.jg@gmail.comsystem.cpu.dtb.read_hits 0 # DTB read hits 26611106Spower.jg@gmail.comsystem.cpu.dtb.read_misses 0 # DTB read misses 26711106Spower.jg@gmail.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 26811106Spower.jg@gmail.comsystem.cpu.dtb.write_hits 0 # DTB write hits 26911106Spower.jg@gmail.comsystem.cpu.dtb.write_misses 0 # DTB write misses 27011106Spower.jg@gmail.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 27111106Spower.jg@gmail.comsystem.cpu.dtb.hits 0 # DTB hits 27211106Spower.jg@gmail.comsystem.cpu.dtb.misses 0 # DTB misses 27311106Spower.jg@gmail.comsystem.cpu.dtb.accesses 0 # DTB accesses 27411106Spower.jg@gmail.comsystem.cpu.itb.read_hits 0 # DTB read hits 27511106Spower.jg@gmail.comsystem.cpu.itb.read_misses 0 # DTB read misses 27611106Spower.jg@gmail.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 27711106Spower.jg@gmail.comsystem.cpu.itb.write_hits 0 # DTB write hits 27811106Spower.jg@gmail.comsystem.cpu.itb.write_misses 0 # DTB write misses 27911106Spower.jg@gmail.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 28011106Spower.jg@gmail.comsystem.cpu.itb.hits 0 # DTB hits 28111106Spower.jg@gmail.comsystem.cpu.itb.misses 0 # DTB misses 28211106Spower.jg@gmail.comsystem.cpu.itb.accesses 0 # DTB accesses 28311955Sgabeblack@google.comsystem.cpu.workload.numSyscalls 7 # Number of system calls 28411680SCurtis.Dunham@arm.comsystem.cpu.pwrStateResidencyTicks::ON 62333000 # Cumulative time (in ticks) in various power states 28511680SCurtis.Dunham@arm.comsystem.cpu.numCycles 62333 # number of cpu cycles simulated 28611106Spower.jg@gmail.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 28711106Spower.jg@gmail.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 28811390Ssteve.reinhardt@amd.comsystem.cpu.committedInsts 5641 # Number of instructions committed 28911390Ssteve.reinhardt@amd.comsystem.cpu.committedOps 5641 # Number of ops (including micro ops) committed 29011390Ssteve.reinhardt@amd.comsystem.cpu.num_int_alu_accesses 4957 # Number of integer alu accesses 29111106Spower.jg@gmail.comsystem.cpu.num_fp_alu_accesses 2 # Number of float alu accesses 29211390Ssteve.reinhardt@amd.comsystem.cpu.num_func_calls 191 # number of times a function call or return occured 29311390Ssteve.reinhardt@amd.comsystem.cpu.num_conditional_control_insts 651 # number of instructions that are conditional controls 29411390Ssteve.reinhardt@amd.comsystem.cpu.num_int_insts 4957 # number of integer instructions 29511106Spower.jg@gmail.comsystem.cpu.num_fp_insts 2 # number of float instructions 29611390Ssteve.reinhardt@amd.comsystem.cpu.num_int_register_reads 7072 # number of times the integer registers were read 29711390Ssteve.reinhardt@amd.comsystem.cpu.num_int_register_writes 3291 # number of times the integer registers were written 29811106Spower.jg@gmail.comsystem.cpu.num_fp_register_reads 3 # number of times the floating registers were read 29911106Spower.jg@gmail.comsystem.cpu.num_fp_register_writes 1 # number of times the floating registers were written 30011390Ssteve.reinhardt@amd.comsystem.cpu.num_mem_refs 2037 # number of memory refs 30111390Ssteve.reinhardt@amd.comsystem.cpu.num_load_insts 1135 # Number of load instructions 30211106Spower.jg@gmail.comsystem.cpu.num_store_insts 902 # Number of store instructions 30311106Spower.jg@gmail.comsystem.cpu.num_idle_cycles 0 # Number of idle cycles 30411680SCurtis.Dunham@arm.comsystem.cpu.num_busy_cycles 62333 # Number of busy cycles 30511106Spower.jg@gmail.comsystem.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 30611106Spower.jg@gmail.comsystem.cpu.idle_fraction 0 # Percentage of idle cycles 30711390Ssteve.reinhardt@amd.comsystem.cpu.Branches 886 # Number of branches fetched 30811390Ssteve.reinhardt@amd.comsystem.cpu.op_class::No_OpClass 641 11.36% 11.36% # Class of executed instruction 30911390Ssteve.reinhardt@amd.comsystem.cpu.op_class::IntAlu 2960 52.46% 63.82% # Class of executed instruction 31011390Ssteve.reinhardt@amd.comsystem.cpu.op_class::IntMult 2 0.04% 63.86% # Class of executed instruction 31111390Ssteve.reinhardt@amd.comsystem.cpu.op_class::IntDiv 0 0.00% 63.86% # Class of executed instruction 31211390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatAdd 2 0.04% 63.90% # Class of executed instruction 31311390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatCmp 0 0.00% 63.90% # Class of executed instruction 31411390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatCvt 0 0.00% 63.90% # Class of executed instruction 31511390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatMult 0 0.00% 63.90% # Class of executed instruction 31611687Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMultAcc 0 0.00% 63.90% # Class of executed instruction 31711390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatDiv 0 0.00% 63.90% # Class of executed instruction 31811687Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMisc 0 0.00% 63.90% # Class of executed instruction 31911390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatSqrt 0 0.00% 63.90% # Class of executed instruction 32011390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdAdd 0 0.00% 63.90% # Class of executed instruction 32111390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdAddAcc 0 0.00% 63.90% # Class of executed instruction 32211390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdAlu 0 0.00% 63.90% # Class of executed instruction 32311390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdCmp 0 0.00% 63.90% # Class of executed instruction 32411390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdCvt 0 0.00% 63.90% # Class of executed instruction 32511390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdMisc 0 0.00% 63.90% # Class of executed instruction 32611390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdMult 0 0.00% 63.90% # Class of executed instruction 32711390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdMultAcc 0 0.00% 63.90% # Class of executed instruction 32811390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdShift 0 0.00% 63.90% # Class of executed instruction 32911390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdShiftAcc 0 0.00% 63.90% # Class of executed instruction 33011390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdSqrt 0 0.00% 63.90% # Class of executed instruction 33111390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatAdd 0 0.00% 63.90% # Class of executed instruction 33211390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatAlu 0 0.00% 63.90% # Class of executed instruction 33311390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatCmp 0 0.00% 63.90% # Class of executed instruction 33411390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatCvt 0 0.00% 63.90% # Class of executed instruction 33511390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatDiv 0 0.00% 63.90% # Class of executed instruction 33611390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatMisc 0 0.00% 63.90% # Class of executed instruction 33711390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatMult 0 0.00% 63.90% # Class of executed instruction 33811390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.90% # Class of executed instruction 33911390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatSqrt 0 0.00% 63.90% # Class of executed instruction 34011390Ssteve.reinhardt@amd.comsystem.cpu.op_class::MemRead 1135 20.12% 84.01% # Class of executed instruction 34111390Ssteve.reinhardt@amd.comsystem.cpu.op_class::MemWrite 902 15.99% 100.00% # Class of executed instruction 34211687Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMemRead 0 0.00% 100.00% # Class of executed instruction 34311687Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMemWrite 0 0.00% 100.00% # Class of executed instruction 34411106Spower.jg@gmail.comsystem.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 34511106Spower.jg@gmail.comsystem.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 34611390Ssteve.reinhardt@amd.comsystem.cpu.op_class::total 5642 # Class of executed instruction 34711680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 34811106Spower.jg@gmail.comsystem.cpu.dcache.tags.replacements 0 # number of replacements 34911680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tagsinuse 86.045434 # Cycle average of tags in use 35011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.total_refs 1899 # Total number of references to valid blocks. 35111106Spower.jg@gmail.comsystem.cpu.dcache.tags.sampled_refs 137 # Sample count of references to valid blocks. 35211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.avg_refs 13.861314 # Average number of references to valid blocks. 35311106Spower.jg@gmail.comsystem.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 35411680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 86.045434 # Average occupied blocks per requestor 35511680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.084029 # Average percentage of cache occupancy 35611680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.084029 # Average percentage of cache occupancy 35711106Spower.jg@gmail.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 137 # Occupied blocks per task id 35811106Spower.jg@gmail.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id 35911106Spower.jg@gmail.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 131 # Occupied blocks per task id 36011106Spower.jg@gmail.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 0.133789 # Percentage of cache occupancy per task id 36111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.tag_accesses 4209 # Number of tag accesses 36211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.data_accesses 4209 # Number of data accesses 36311680SCurtis.Dunham@arm.comsystem.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 36411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1048 # number of ReadReq hits 36511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_hits::total 1048 # number of ReadReq hits 36611106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_hits::cpu.data 851 # number of WriteReq hits 36711106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_hits::total 851 # number of WriteReq hits 36811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_hits::cpu.data 1899 # number of demand (read+write) hits 36911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_hits::total 1899 # number of demand (read+write) hits 37011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_hits::cpu.data 1899 # number of overall hits 37111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_hits::total 1899 # number of overall hits 37211106Spower.jg@gmail.comsystem.cpu.dcache.ReadReq_misses::cpu.data 87 # number of ReadReq misses 37311106Spower.jg@gmail.comsystem.cpu.dcache.ReadReq_misses::total 87 # number of ReadReq misses 37411106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_misses::cpu.data 50 # number of WriteReq misses 37511106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_misses::total 50 # number of WriteReq misses 37611106Spower.jg@gmail.comsystem.cpu.dcache.demand_misses::cpu.data 137 # number of demand (read+write) misses 37711106Spower.jg@gmail.comsystem.cpu.dcache.demand_misses::total 137 # number of demand (read+write) misses 37811106Spower.jg@gmail.comsystem.cpu.dcache.overall_misses::cpu.data 137 # number of overall misses 37911106Spower.jg@gmail.comsystem.cpu.dcache.overall_misses::total 137 # number of overall misses 38011680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 10089000 # number of ReadReq miss cycles 38111680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 10089000 # number of ReadReq miss cycles 38211680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 5605000 # number of WriteReq miss cycles 38311680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 5605000 # number of WriteReq miss cycles 38411680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 15694000 # number of demand (read+write) miss cycles 38511680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 15694000 # number of demand (read+write) miss cycles 38611680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 15694000 # number of overall miss cycles 38711680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 15694000 # number of overall miss cycles 38811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1135 # number of ReadReq accesses(hits+misses) 38911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_accesses::total 1135 # number of ReadReq accesses(hits+misses) 39011106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) 39111106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) 39211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_accesses::cpu.data 2036 # number of demand (read+write) accesses 39311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_accesses::total 2036 # number of demand (read+write) accesses 39411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_accesses::cpu.data 2036 # number of overall (read+write) accesses 39511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_accesses::total 2036 # number of overall (read+write) accesses 39611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076652 # miss rate for ReadReq accesses 39711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.076652 # miss rate for ReadReq accesses 39811106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.055494 # miss rate for WriteReq accesses 39911106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.055494 # miss rate for WriteReq accesses 40011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.067289 # miss rate for demand accesses 40111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_miss_rate::total 0.067289 # miss rate for demand accesses 40211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.067289 # miss rate for overall accesses 40311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_miss_rate::total 0.067289 # miss rate for overall accesses 40411680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 115965.517241 # average ReadReq miss latency 40511680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 115965.517241 # average ReadReq miss latency 40611680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 112100 # average WriteReq miss latency 40711680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 112100 # average WriteReq miss latency 40811680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 114554.744526 # average overall miss latency 40911680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 114554.744526 # average overall miss latency 41011680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 114554.744526 # average overall miss latency 41111680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 114554.744526 # average overall miss latency 41211106Spower.jg@gmail.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 41311106Spower.jg@gmail.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 41411106Spower.jg@gmail.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 41511106Spower.jg@gmail.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 41611106Spower.jg@gmail.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 41711106Spower.jg@gmail.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 41811106Spower.jg@gmail.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 87 # number of ReadReq MSHR misses 41911106Spower.jg@gmail.comsystem.cpu.dcache.ReadReq_mshr_misses::total 87 # number of ReadReq MSHR misses 42011106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses 42111106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses 42211106Spower.jg@gmail.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses 42311106Spower.jg@gmail.comsystem.cpu.dcache.demand_mshr_misses::total 137 # number of demand (read+write) MSHR misses 42411106Spower.jg@gmail.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses 42511106Spower.jg@gmail.comsystem.cpu.dcache.overall_mshr_misses::total 137 # number of overall MSHR misses 42611680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 9915000 # number of ReadReq MSHR miss cycles 42711680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 9915000 # number of ReadReq MSHR miss cycles 42811680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5505000 # number of WriteReq MSHR miss cycles 42911680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 5505000 # number of WriteReq MSHR miss cycles 43011680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 15420000 # number of demand (read+write) MSHR miss cycles 43111680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 15420000 # number of demand (read+write) MSHR miss cycles 43211680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 15420000 # number of overall MSHR miss cycles 43311680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 15420000 # number of overall MSHR miss cycles 43411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076652 # mshr miss rate for ReadReq accesses 43511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076652 # mshr miss rate for ReadReq accesses 43611106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses 43711106Spower.jg@gmail.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses 43811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.067289 # mshr miss rate for demand accesses 43911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.067289 # mshr miss rate for demand accesses 44011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.067289 # mshr miss rate for overall accesses 44111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.067289 # mshr miss rate for overall accesses 44211680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 113965.517241 # average ReadReq mshr miss latency 44311680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113965.517241 # average ReadReq mshr miss latency 44411680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 110100 # average WriteReq mshr miss latency 44511680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110100 # average WriteReq mshr miss latency 44611680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 112554.744526 # average overall mshr miss latency 44711680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 112554.744526 # average overall mshr miss latency 44811680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 112554.744526 # average overall mshr miss latency 44911680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 112554.744526 # average overall mshr miss latency 45011680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 45111106Spower.jg@gmail.comsystem.cpu.icache.tags.replacements 94 # number of replacements 45211680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 109.768952 # Cycle average of tags in use 45311390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.total_refs 5346 # Total number of references to valid blocks. 45411106Spower.jg@gmail.comsystem.cpu.icache.tags.sampled_refs 297 # Sample count of references to valid blocks. 45511390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.avg_refs 18 # Average number of references to valid blocks. 45611106Spower.jg@gmail.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 45711680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 109.768952 # Average occupied blocks per requestor 45811680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.428785 # Average percentage of cache occupancy 45911680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::total 0.428785 # Average percentage of cache occupancy 46011106Spower.jg@gmail.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 203 # Occupied blocks per task id 46111680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 62 # Occupied blocks per task id 46211680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 141 # Occupied blocks per task id 46311106Spower.jg@gmail.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.792969 # Percentage of cache occupancy per task id 46411390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.tag_accesses 11583 # Number of tag accesses 46511390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.data_accesses 11583 # Number of data accesses 46611680SCurtis.Dunham@arm.comsystem.cpu.icache.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 46711390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_hits::cpu.inst 5346 # number of ReadReq hits 46811390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_hits::total 5346 # number of ReadReq hits 46911390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_hits::cpu.inst 5346 # number of demand (read+write) hits 47011390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_hits::total 5346 # number of demand (read+write) hits 47111390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_hits::cpu.inst 5346 # number of overall hits 47211390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_hits::total 5346 # number of overall hits 47311106Spower.jg@gmail.comsystem.cpu.icache.ReadReq_misses::cpu.inst 297 # number of ReadReq misses 47411106Spower.jg@gmail.comsystem.cpu.icache.ReadReq_misses::total 297 # number of ReadReq misses 47511106Spower.jg@gmail.comsystem.cpu.icache.demand_misses::cpu.inst 297 # number of demand (read+write) misses 47611106Spower.jg@gmail.comsystem.cpu.icache.demand_misses::total 297 # number of demand (read+write) misses 47711106Spower.jg@gmail.comsystem.cpu.icache.overall_misses::cpu.inst 297 # number of overall misses 47811106Spower.jg@gmail.comsystem.cpu.icache.overall_misses::total 297 # number of overall misses 47911680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 32151000 # number of ReadReq miss cycles 48011680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 32151000 # number of ReadReq miss cycles 48111680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 32151000 # number of demand (read+write) miss cycles 48211680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 32151000 # number of demand (read+write) miss cycles 48311680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 32151000 # number of overall miss cycles 48411680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 32151000 # number of overall miss cycles 48511390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 5643 # number of ReadReq accesses(hits+misses) 48611390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_accesses::total 5643 # number of ReadReq accesses(hits+misses) 48711390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_accesses::cpu.inst 5643 # number of demand (read+write) accesses 48811390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_accesses::total 5643 # number of demand (read+write) accesses 48911390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_accesses::cpu.inst 5643 # number of overall (read+write) accesses 49011390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_accesses::total 5643 # number of overall (read+write) accesses 49111390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.052632 # miss rate for ReadReq accesses 49211390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_miss_rate::total 0.052632 # miss rate for ReadReq accesses 49311390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.052632 # miss rate for demand accesses 49411390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_miss_rate::total 0.052632 # miss rate for demand accesses 49511390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.052632 # miss rate for overall accesses 49611390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_miss_rate::total 0.052632 # miss rate for overall accesses 49711680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 108252.525253 # average ReadReq miss latency 49811680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 108252.525253 # average ReadReq miss latency 49911680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 108252.525253 # average overall miss latency 50011680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 108252.525253 # average overall miss latency 50111680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 108252.525253 # average overall miss latency 50211680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 108252.525253 # average overall miss latency 50311106Spower.jg@gmail.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 50411106Spower.jg@gmail.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 50511106Spower.jg@gmail.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 50611106Spower.jg@gmail.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 50711106Spower.jg@gmail.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 50811106Spower.jg@gmail.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 50911106Spower.jg@gmail.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 297 # number of ReadReq MSHR misses 51011106Spower.jg@gmail.comsystem.cpu.icache.ReadReq_mshr_misses::total 297 # number of ReadReq MSHR misses 51111106Spower.jg@gmail.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 297 # number of demand (read+write) MSHR misses 51211106Spower.jg@gmail.comsystem.cpu.icache.demand_mshr_misses::total 297 # number of demand (read+write) MSHR misses 51311106Spower.jg@gmail.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 297 # number of overall MSHR misses 51411106Spower.jg@gmail.comsystem.cpu.icache.overall_mshr_misses::total 297 # number of overall MSHR misses 51511680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 31557000 # number of ReadReq MSHR miss cycles 51611680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 31557000 # number of ReadReq MSHR miss cycles 51711680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 31557000 # number of demand (read+write) MSHR miss cycles 51811680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 31557000 # number of demand (read+write) MSHR miss cycles 51911680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 31557000 # number of overall MSHR miss cycles 52011680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 31557000 # number of overall MSHR miss cycles 52111390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.052632 # mshr miss rate for ReadReq accesses 52211390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.052632 # mshr miss rate for ReadReq accesses 52311390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.052632 # mshr miss rate for demand accesses 52411390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.052632 # mshr miss rate for demand accesses 52511390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.052632 # mshr miss rate for overall accesses 52611390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.052632 # mshr miss rate for overall accesses 52711680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 106252.525253 # average ReadReq mshr miss latency 52811680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106252.525253 # average ReadReq mshr miss latency 52911680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 106252.525253 # average overall mshr miss latency 53011680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 106252.525253 # average overall mshr miss latency 53111680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 106252.525253 # average overall mshr miss latency 53211680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 106252.525253 # average overall mshr miss latency 53311138Sandreas.hansson@arm.comsystem.l2bus.snoop_filter.tot_requests 528 # Total number of requests made to the snoop filter. 53411138Sandreas.hansson@arm.comsystem.l2bus.snoop_filter.hit_single_requests 94 # Number of requests hitting in the snoop filter with a single holder of the requested data. 53511138Sandreas.hansson@arm.comsystem.l2bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 53611138Sandreas.hansson@arm.comsystem.l2bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 53711138Sandreas.hansson@arm.comsystem.l2bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 53811138Sandreas.hansson@arm.comsystem.l2bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 53911680SCurtis.Dunham@arm.comsystem.l2bus.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 54011106Spower.jg@gmail.comsystem.l2bus.trans_dist::ReadResp 384 # Transaction distribution 54111106Spower.jg@gmail.comsystem.l2bus.trans_dist::CleanEvict 94 # Transaction distribution 54211106Spower.jg@gmail.comsystem.l2bus.trans_dist::ReadExReq 50 # Transaction distribution 54311106Spower.jg@gmail.comsystem.l2bus.trans_dist::ReadExResp 50 # Transaction distribution 54411106Spower.jg@gmail.comsystem.l2bus.trans_dist::ReadSharedReq 384 # Transaction distribution 54511106Spower.jg@gmail.comsystem.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side 688 # Packet count per connected master and slave (bytes) 54611106Spower.jg@gmail.comsystem.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side 274 # Packet count per connected master and slave (bytes) 54711106Spower.jg@gmail.comsystem.l2bus.pkt_count::total 962 # Packet count per connected master and slave (bytes) 54811106Spower.jg@gmail.comsystem.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side 19008 # Cumulative packet size per connected master and slave (bytes) 54911106Spower.jg@gmail.comsystem.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side 8768 # Cumulative packet size per connected master and slave (bytes) 55011106Spower.jg@gmail.comsystem.l2bus.pkt_size::total 27776 # Cumulative packet size per connected master and slave (bytes) 55111106Spower.jg@gmail.comsystem.l2bus.snoops 0 # Total snoops (count) 55211570SCurtis.Dunham@arm.comsystem.l2bus.snoopTraffic 0 # Total snoop traffic (bytes) 55311201Sandreas.hansson@arm.comsystem.l2bus.snoop_fanout::samples 434 # Request fanout histogram 55411138Sandreas.hansson@arm.comsystem.l2bus.snoop_fanout::mean 0 # Request fanout histogram 55511106Spower.jg@gmail.comsystem.l2bus.snoop_fanout::stdev 0 # Request fanout histogram 55611106Spower.jg@gmail.comsystem.l2bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 55711201Sandreas.hansson@arm.comsystem.l2bus.snoop_fanout::0 434 100.00% 100.00% # Request fanout histogram 55811138Sandreas.hansson@arm.comsystem.l2bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 55911106Spower.jg@gmail.comsystem.l2bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 56011106Spower.jg@gmail.comsystem.l2bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 56111138Sandreas.hansson@arm.comsystem.l2bus.snoop_fanout::min_value 0 # Request fanout histogram 56211138Sandreas.hansson@arm.comsystem.l2bus.snoop_fanout::max_value 0 # Request fanout histogram 56311201Sandreas.hansson@arm.comsystem.l2bus.snoop_fanout::total 434 # Request fanout histogram 56411106Spower.jg@gmail.comsystem.l2bus.reqLayer0.occupancy 528000 # Layer occupancy (ticks) 56511680SCurtis.Dunham@arm.comsystem.l2bus.reqLayer0.utilization 0.8 # Layer utilization (%) 56611106Spower.jg@gmail.comsystem.l2bus.respLayer0.occupancy 891000 # Layer occupancy (ticks) 56711680SCurtis.Dunham@arm.comsystem.l2bus.respLayer0.utilization 1.4 # Layer utilization (%) 56811106Spower.jg@gmail.comsystem.l2bus.respLayer1.occupancy 411000 # Layer occupancy (ticks) 56911106Spower.jg@gmail.comsystem.l2bus.respLayer1.utilization 0.7 # Layer utilization (%) 57011680SCurtis.Dunham@arm.comsystem.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 57111106Spower.jg@gmail.comsystem.l2cache.tags.replacements 0 # number of replacements 57211680SCurtis.Dunham@arm.comsystem.l2cache.tags.tagsinuse 215.766788 # Cycle average of tags in use 57311106Spower.jg@gmail.comsystem.l2cache.tags.total_refs 98 # Total number of references to valid blocks. 57411606Sandreas.sandberg@arm.comsystem.l2cache.tags.sampled_refs 430 # Sample count of references to valid blocks. 57511606Sandreas.sandberg@arm.comsystem.l2cache.tags.avg_refs 0.227907 # Average number of references to valid blocks. 57611106Spower.jg@gmail.comsystem.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 57711680SCurtis.Dunham@arm.comsystem.l2cache.tags.occ_blocks::cpu.inst 129.675199 # Average occupied blocks per requestor 57811680SCurtis.Dunham@arm.comsystem.l2cache.tags.occ_blocks::cpu.data 86.091590 # Average occupied blocks per requestor 57911680SCurtis.Dunham@arm.comsystem.l2cache.tags.occ_percent::cpu.inst 0.031659 # Average percentage of cache occupancy 58011680SCurtis.Dunham@arm.comsystem.l2cache.tags.occ_percent::cpu.data 0.021018 # Average percentage of cache occupancy 58111680SCurtis.Dunham@arm.comsystem.l2cache.tags.occ_percent::total 0.052677 # Average percentage of cache occupancy 58211606Sandreas.sandberg@arm.comsystem.l2cache.tags.occ_task_id_blocks::1024 430 # Occupied blocks per task id 58311680SCurtis.Dunham@arm.comsystem.l2cache.tags.age_task_id_blocks_1024::0 74 # Occupied blocks per task id 58411680SCurtis.Dunham@arm.comsystem.l2cache.tags.age_task_id_blocks_1024::1 356 # Occupied blocks per task id 58511606Sandreas.sandberg@arm.comsystem.l2cache.tags.occ_task_id_percent::1024 0.104980 # Percentage of cache occupancy per task id 58611106Spower.jg@gmail.comsystem.l2cache.tags.tag_accesses 4654 # Number of tag accesses 58711106Spower.jg@gmail.comsystem.l2cache.tags.data_accesses 4654 # Number of data accesses 58811680SCurtis.Dunham@arm.comsystem.l2cache.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 58911106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_hits::cpu.inst 4 # number of ReadSharedReq hits 59011106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_hits::total 4 # number of ReadSharedReq hits 59111106Spower.jg@gmail.comsystem.l2cache.demand_hits::cpu.inst 4 # number of demand (read+write) hits 59211106Spower.jg@gmail.comsystem.l2cache.demand_hits::total 4 # number of demand (read+write) hits 59311106Spower.jg@gmail.comsystem.l2cache.overall_hits::cpu.inst 4 # number of overall hits 59411106Spower.jg@gmail.comsystem.l2cache.overall_hits::total 4 # number of overall hits 59511106Spower.jg@gmail.comsystem.l2cache.ReadExReq_misses::cpu.data 50 # number of ReadExReq misses 59611106Spower.jg@gmail.comsystem.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses 59711106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_misses::cpu.inst 293 # number of ReadSharedReq misses 59811106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_misses::cpu.data 87 # number of ReadSharedReq misses 59911106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_misses::total 380 # number of ReadSharedReq misses 60011106Spower.jg@gmail.comsystem.l2cache.demand_misses::cpu.inst 293 # number of demand (read+write) misses 60111106Spower.jg@gmail.comsystem.l2cache.demand_misses::cpu.data 137 # number of demand (read+write) misses 60211106Spower.jg@gmail.comsystem.l2cache.demand_misses::total 430 # number of demand (read+write) misses 60311106Spower.jg@gmail.comsystem.l2cache.overall_misses::cpu.inst 293 # number of overall misses 60411106Spower.jg@gmail.comsystem.l2cache.overall_misses::cpu.data 137 # number of overall misses 60511106Spower.jg@gmail.comsystem.l2cache.overall_misses::total 430 # number of overall misses 60611680SCurtis.Dunham@arm.comsystem.l2cache.ReadExReq_miss_latency::cpu.data 5355000 # number of ReadExReq miss cycles 60711680SCurtis.Dunham@arm.comsystem.l2cache.ReadExReq_miss_latency::total 5355000 # number of ReadExReq miss cycles 60811680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_miss_latency::cpu.inst 30582000 # number of ReadSharedReq miss cycles 60911680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_miss_latency::cpu.data 9654000 # number of ReadSharedReq miss cycles 61011680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_miss_latency::total 40236000 # number of ReadSharedReq miss cycles 61111680SCurtis.Dunham@arm.comsystem.l2cache.demand_miss_latency::cpu.inst 30582000 # number of demand (read+write) miss cycles 61211680SCurtis.Dunham@arm.comsystem.l2cache.demand_miss_latency::cpu.data 15009000 # number of demand (read+write) miss cycles 61311680SCurtis.Dunham@arm.comsystem.l2cache.demand_miss_latency::total 45591000 # number of demand (read+write) miss cycles 61411680SCurtis.Dunham@arm.comsystem.l2cache.overall_miss_latency::cpu.inst 30582000 # number of overall miss cycles 61511680SCurtis.Dunham@arm.comsystem.l2cache.overall_miss_latency::cpu.data 15009000 # number of overall miss cycles 61611680SCurtis.Dunham@arm.comsystem.l2cache.overall_miss_latency::total 45591000 # number of overall miss cycles 61711106Spower.jg@gmail.comsystem.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) 61811106Spower.jg@gmail.comsystem.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) 61911106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_accesses::cpu.inst 297 # number of ReadSharedReq accesses(hits+misses) 62011106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_accesses::cpu.data 87 # number of ReadSharedReq accesses(hits+misses) 62111106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_accesses::total 384 # number of ReadSharedReq accesses(hits+misses) 62211106Spower.jg@gmail.comsystem.l2cache.demand_accesses::cpu.inst 297 # number of demand (read+write) accesses 62311106Spower.jg@gmail.comsystem.l2cache.demand_accesses::cpu.data 137 # number of demand (read+write) accesses 62411106Spower.jg@gmail.comsystem.l2cache.demand_accesses::total 434 # number of demand (read+write) accesses 62511106Spower.jg@gmail.comsystem.l2cache.overall_accesses::cpu.inst 297 # number of overall (read+write) accesses 62611106Spower.jg@gmail.comsystem.l2cache.overall_accesses::cpu.data 137 # number of overall (read+write) accesses 62711106Spower.jg@gmail.comsystem.l2cache.overall_accesses::total 434 # number of overall (read+write) accesses 62811106Spower.jg@gmail.comsystem.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 62911106Spower.jg@gmail.comsystem.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 63011106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_miss_rate::cpu.inst 0.986532 # miss rate for ReadSharedReq accesses 63111106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 63211106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_miss_rate::total 0.989583 # miss rate for ReadSharedReq accesses 63311106Spower.jg@gmail.comsystem.l2cache.demand_miss_rate::cpu.inst 0.986532 # miss rate for demand accesses 63411106Spower.jg@gmail.comsystem.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 63511106Spower.jg@gmail.comsystem.l2cache.demand_miss_rate::total 0.990783 # miss rate for demand accesses 63611106Spower.jg@gmail.comsystem.l2cache.overall_miss_rate::cpu.inst 0.986532 # miss rate for overall accesses 63711106Spower.jg@gmail.comsystem.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 63811106Spower.jg@gmail.comsystem.l2cache.overall_miss_rate::total 0.990783 # miss rate for overall accesses 63911680SCurtis.Dunham@arm.comsystem.l2cache.ReadExReq_avg_miss_latency::cpu.data 107100 # average ReadExReq miss latency 64011680SCurtis.Dunham@arm.comsystem.l2cache.ReadExReq_avg_miss_latency::total 107100 # average ReadExReq miss latency 64111680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 104375.426621 # average ReadSharedReq miss latency 64211680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 110965.517241 # average ReadSharedReq miss latency 64311680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_avg_miss_latency::total 105884.210526 # average ReadSharedReq miss latency 64411680SCurtis.Dunham@arm.comsystem.l2cache.demand_avg_miss_latency::cpu.inst 104375.426621 # average overall miss latency 64511680SCurtis.Dunham@arm.comsystem.l2cache.demand_avg_miss_latency::cpu.data 109554.744526 # average overall miss latency 64611680SCurtis.Dunham@arm.comsystem.l2cache.demand_avg_miss_latency::total 106025.581395 # average overall miss latency 64711680SCurtis.Dunham@arm.comsystem.l2cache.overall_avg_miss_latency::cpu.inst 104375.426621 # average overall miss latency 64811680SCurtis.Dunham@arm.comsystem.l2cache.overall_avg_miss_latency::cpu.data 109554.744526 # average overall miss latency 64911680SCurtis.Dunham@arm.comsystem.l2cache.overall_avg_miss_latency::total 106025.581395 # average overall miss latency 65011106Spower.jg@gmail.comsystem.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 65111106Spower.jg@gmail.comsystem.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 65211106Spower.jg@gmail.comsystem.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 65311106Spower.jg@gmail.comsystem.l2cache.blocked::no_targets 0 # number of cycles access was blocked 65411106Spower.jg@gmail.comsystem.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 65511106Spower.jg@gmail.comsystem.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 65611106Spower.jg@gmail.comsystem.l2cache.ReadExReq_mshr_misses::cpu.data 50 # number of ReadExReq MSHR misses 65711106Spower.jg@gmail.comsystem.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses 65811106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_mshr_misses::cpu.inst 293 # number of ReadSharedReq MSHR misses 65911106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_mshr_misses::cpu.data 87 # number of ReadSharedReq MSHR misses 66011106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_mshr_misses::total 380 # number of ReadSharedReq MSHR misses 66111106Spower.jg@gmail.comsystem.l2cache.demand_mshr_misses::cpu.inst 293 # number of demand (read+write) MSHR misses 66211106Spower.jg@gmail.comsystem.l2cache.demand_mshr_misses::cpu.data 137 # number of demand (read+write) MSHR misses 66311106Spower.jg@gmail.comsystem.l2cache.demand_mshr_misses::total 430 # number of demand (read+write) MSHR misses 66411106Spower.jg@gmail.comsystem.l2cache.overall_mshr_misses::cpu.inst 293 # number of overall MSHR misses 66511106Spower.jg@gmail.comsystem.l2cache.overall_mshr_misses::cpu.data 137 # number of overall MSHR misses 66611106Spower.jg@gmail.comsystem.l2cache.overall_mshr_misses::total 430 # number of overall MSHR misses 66711680SCurtis.Dunham@arm.comsystem.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4355000 # number of ReadExReq MSHR miss cycles 66811680SCurtis.Dunham@arm.comsystem.l2cache.ReadExReq_mshr_miss_latency::total 4355000 # number of ReadExReq MSHR miss cycles 66911680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst 24722000 # number of ReadSharedReq MSHR miss cycles 67011680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7914000 # number of ReadSharedReq MSHR miss cycles 67111680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_mshr_miss_latency::total 32636000 # number of ReadSharedReq MSHR miss cycles 67211680SCurtis.Dunham@arm.comsystem.l2cache.demand_mshr_miss_latency::cpu.inst 24722000 # number of demand (read+write) MSHR miss cycles 67311680SCurtis.Dunham@arm.comsystem.l2cache.demand_mshr_miss_latency::cpu.data 12269000 # number of demand (read+write) MSHR miss cycles 67411680SCurtis.Dunham@arm.comsystem.l2cache.demand_mshr_miss_latency::total 36991000 # number of demand (read+write) MSHR miss cycles 67511680SCurtis.Dunham@arm.comsystem.l2cache.overall_mshr_miss_latency::cpu.inst 24722000 # number of overall MSHR miss cycles 67611680SCurtis.Dunham@arm.comsystem.l2cache.overall_mshr_miss_latency::cpu.data 12269000 # number of overall MSHR miss cycles 67711680SCurtis.Dunham@arm.comsystem.l2cache.overall_mshr_miss_latency::total 36991000 # number of overall MSHR miss cycles 67811106Spower.jg@gmail.comsystem.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 67911106Spower.jg@gmail.comsystem.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 68011106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for ReadSharedReq accesses 68111106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 68211106Spower.jg@gmail.comsystem.l2cache.ReadSharedReq_mshr_miss_rate::total 0.989583 # mshr miss rate for ReadSharedReq accesses 68311106Spower.jg@gmail.comsystem.l2cache.demand_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for demand accesses 68411106Spower.jg@gmail.comsystem.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 68511106Spower.jg@gmail.comsystem.l2cache.demand_mshr_miss_rate::total 0.990783 # mshr miss rate for demand accesses 68611106Spower.jg@gmail.comsystem.l2cache.overall_mshr_miss_rate::cpu.inst 0.986532 # mshr miss rate for overall accesses 68711106Spower.jg@gmail.comsystem.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 68811106Spower.jg@gmail.comsystem.l2cache.overall_mshr_miss_rate::total 0.990783 # mshr miss rate for overall accesses 68911680SCurtis.Dunham@arm.comsystem.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 87100 # average ReadExReq mshr miss latency 69011680SCurtis.Dunham@arm.comsystem.l2cache.ReadExReq_avg_mshr_miss_latency::total 87100 # average ReadExReq mshr miss latency 69111680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84375.426621 # average ReadSharedReq mshr miss latency 69211680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90965.517241 # average ReadSharedReq mshr miss latency 69311680SCurtis.Dunham@arm.comsystem.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85884.210526 # average ReadSharedReq mshr miss latency 69411680SCurtis.Dunham@arm.comsystem.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84375.426621 # average overall mshr miss latency 69511680SCurtis.Dunham@arm.comsystem.l2cache.demand_avg_mshr_miss_latency::cpu.data 89554.744526 # average overall mshr miss latency 69611680SCurtis.Dunham@arm.comsystem.l2cache.demand_avg_mshr_miss_latency::total 86025.581395 # average overall mshr miss latency 69711680SCurtis.Dunham@arm.comsystem.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84375.426621 # average overall mshr miss latency 69811680SCurtis.Dunham@arm.comsystem.l2cache.overall_avg_mshr_miss_latency::cpu.data 89554.744526 # average overall mshr miss latency 69911680SCurtis.Dunham@arm.comsystem.l2cache.overall_avg_mshr_miss_latency::total 86025.581395 # average overall mshr miss latency 70011606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_requests 430 # Total number of requests made to the snoop filter. 70111606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. 70211606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 70311606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 70411606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 70511606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 70611680SCurtis.Dunham@arm.comsystem.membus.pwrStateResidencyTicks::UNDEFINED 62333000 # Cumulative time (in ticks) in various power states 70711106Spower.jg@gmail.comsystem.membus.trans_dist::ReadResp 380 # Transaction distribution 70811106Spower.jg@gmail.comsystem.membus.trans_dist::ReadExReq 50 # Transaction distribution 70911106Spower.jg@gmail.comsystem.membus.trans_dist::ReadExResp 50 # Transaction distribution 71011106Spower.jg@gmail.comsystem.membus.trans_dist::ReadSharedReq 380 # Transaction distribution 71111106Spower.jg@gmail.comsystem.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port 860 # Packet count per connected master and slave (bytes) 71211106Spower.jg@gmail.comsystem.membus.pkt_count::total 860 # Packet count per connected master and slave (bytes) 71311106Spower.jg@gmail.comsystem.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port 27520 # Cumulative packet size per connected master and slave (bytes) 71411106Spower.jg@gmail.comsystem.membus.pkt_size::total 27520 # Cumulative packet size per connected master and slave (bytes) 71511106Spower.jg@gmail.comsystem.membus.snoops 0 # Total snoops (count) 71611570SCurtis.Dunham@arm.comsystem.membus.snoopTraffic 0 # Total snoop traffic (bytes) 71711106Spower.jg@gmail.comsystem.membus.snoop_fanout::samples 430 # Request fanout histogram 71811106Spower.jg@gmail.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 71911106Spower.jg@gmail.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 72011106Spower.jg@gmail.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 72111106Spower.jg@gmail.comsystem.membus.snoop_fanout::0 430 100.00% 100.00% # Request fanout histogram 72211106Spower.jg@gmail.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 72311106Spower.jg@gmail.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 72411106Spower.jg@gmail.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 72511106Spower.jg@gmail.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 72611106Spower.jg@gmail.comsystem.membus.snoop_fanout::total 430 # Request fanout histogram 72711106Spower.jg@gmail.comsystem.membus.reqLayer0.occupancy 430000 # Layer occupancy (ticks) 72811106Spower.jg@gmail.comsystem.membus.reqLayer0.utilization 0.7 # Layer utilization (%) 72911680SCurtis.Dunham@arm.comsystem.membus.respLayer0.occupancy 2298250 # Layer occupancy (ticks) 73011680SCurtis.Dunham@arm.comsystem.membus.respLayer0.utilization 3.7 # Layer utilization (%) 73111106Spower.jg@gmail.com 73211106Spower.jg@gmail.com---------- End Simulation Statistics ---------- 733