xref: /gem5/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.783854                       # Number of seconds simulated
sim_ticks                                2783854461500                       # Number of ticks simulated
final_tick                               2783854461500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1414038                       # Simulator instruction rate (inst/s)
host_op_rate                                  1721363                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            27571822204                       # Simulator tick rate (ticks/s)
host_mem_usage                                 560116                       # Number of bytes of host memory used
host_seconds                                   100.97                       # Real time elapsed on the host
sim_insts                                   142771592                       # Number of instructions simulated
sim_ops                                     173801445                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu.dtb.walker          448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker          128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst           1210980                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          10345892                       # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11558408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst      1210980                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1210980                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6521536                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data          17524                       # Number of bytes written to this memory
system.physmem.bytes_written::realview.ide      2318336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           8857396                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.dtb.walker            7                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker            2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst              27375                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             162174                       # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                189573                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          101899                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data              4381                       # Number of write requests responded to by this memory
system.physmem.num_writes::realview.ide         36224                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               142504                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.dtb.walker            161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker             46                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst               435001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              3716391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide              345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4151944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          435001                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             435001                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2342628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data                6295                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::realview.ide          832779                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3181702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2342628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker           161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker            46                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              435001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             3722686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide          833124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7333646                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bytes_read::cpu.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total            20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total              5                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst             7                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total                7                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst            7                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total            7                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst            7                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total               7                       # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        1024                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   540                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    2318336                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          631                       # Number of DMA write transactions.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                     31525959                       # DTB read hits
system.cpu.dtb.read_misses                       8580                       # DTB read misses
system.cpu.dtb.write_hits                    23124081                       # DTB write hits
system.cpu.dtb.write_misses                      1448                       # DTB write misses
system.cpu.dtb.flush_tlb                           64                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                      917                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                     4349                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                   1613                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                       445                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                 31534539                       # DTB read accesses
system.cpu.dtb.write_accesses                23125529                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                          54650040                       # DTB hits
system.cpu.dtb.misses                           10028                       # DTB misses
system.cpu.dtb.accesses                      54660068                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                    147038107                       # ITB inst hits
system.cpu.itb.inst_misses                       4762                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                           64                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                      917                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                     2913                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                147042869                       # ITB inst accesses
system.cpu.itb.hits                         147038107                       # DTB hits
system.cpu.itb.misses                            4762                       # DTB misses
system.cpu.itb.accesses                     147042869                       # DTB accesses
system.cpu.numCycles                       5567712004                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   142771592                       # Number of instructions committed
system.cpu.committedOps                     173801445                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             153161099                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  11484                       # Number of float alu accesses
system.cpu.num_func_calls                    16873874                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     18730301                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    153161099                       # number of integer instructions
system.cpu.num_fp_insts                         11484                       # number of float instructions
system.cpu.num_int_register_reads           285057250                       # number of times the integer registers were read
system.cpu.num_int_register_writes          107178308                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 8772                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2716                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            530849099                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            62363961                       # number of times the CC registers were written
system.cpu.num_mem_refs                      55938603                       # number of memory refs
system.cpu.num_load_insts                    31855595                       # Number of load instructions
system.cpu.num_store_insts                   24083008                       # Number of store instructions
system.cpu.num_idle_cycles               5389630193.939086                       # Number of idle cycles
system.cpu.num_busy_cycles               178081810.060914                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.031985                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.968015                       # Percentage of idle cycles
system.cpu.Branches                          36396923                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  2337      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 121151902     68.36%     68.36% # Class of executed instruction
system.cpu.op_class::IntMult                   116873      0.07%     68.43% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc               8569      0.00%     68.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.44% # Class of executed instruction
system.cpu.op_class::MemRead                 31855595     17.98%     86.41% # Class of executed instruction
system.cpu.op_class::MemWrite                24083008     13.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  177218284                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3080                       # number of quiesce instructions executed
system.cpu.dcache.tags.replacements            819396                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.997174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            53783832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            819908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.597399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          23053500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.997174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         219234948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        219234948                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     30128799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30128799                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     22339754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22339754                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data       395065                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        395065                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       457334                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       457334                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       460122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       460122                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      52468553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         52468553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     52863618                       # number of overall hits
system.cpu.dcache.overall_hits::total        52863618                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       396285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        396285                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       301663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       301663                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data       116121                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       116121                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         8611                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8611                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       697948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         697948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       814069                       # number of overall misses
system.cpu.dcache.overall_misses::total        814069                       # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data     30525084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30525084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     22641417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22641417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data       511186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       511186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       465945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       465945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       460124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       460124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     53166501                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53166501                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     53677687                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53677687                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012982                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013324                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.227160                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.227160                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.018481                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018481                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000004                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000004                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015166                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015166                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       682037                       # number of writebacks
system.cpu.dcache.writebacks::total            682037                       # number of writebacks
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1699006                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.663679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           145341690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1699518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.519359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        7831491500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.663679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         148740738                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        148740738                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    145341690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       145341690                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     145341690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        145341690                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    145341690                       # number of overall hits
system.cpu.icache.overall_hits::total       145341690                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1699524                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1699524                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1699524                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1699524                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1699524                       # number of overall misses
system.cpu.icache.overall_misses::total       1699524                       # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst    147041214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    147041214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    147041214                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    147041214                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    147041214                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    147041214                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011558                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011558                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011558                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011558                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011558                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011558                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements           110027                       # number of replacements
system.cpu.l2cache.tags.tagsinuse        65155.314992                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            2727662                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           175308                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            15.559256                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 48893.413815                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker     2.931995                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker     0.004344                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst  9064.654834                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data  7194.310003                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.746054                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker     0.000045                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.138316                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.109776                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.994191                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1023            5                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024        65276                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::4            5                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         3716                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3        10700                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4        50640                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1023     0.000076                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.996033                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         26202418                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        26202418                       # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker         7597                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker         3621                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst      1681149                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data       505483                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total        2197850                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks       682037                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total       682037                       # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data           28                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total           28                       # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data       151043                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       151043                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker         7597                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker         3621                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst      1681149                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data       656526                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2348893                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker         7597                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker         3621                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst      1681149                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data       656526                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2348893                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker            7                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker            2                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst        18358                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data        15534                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total        33901                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data         2728                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total         2728                       # number of UpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::cpu.data            2                       # number of SCUpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::total            2                       # number of SCUpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data       147864                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       147864                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker            7                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst        18358                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       163398                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        181765                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker            7                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker            2                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst        18358                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       163398                       # number of overall misses
system.cpu.l2cache.overall_misses::total       181765                       # number of overall misses
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker         7604                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker         3623                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst      1699507                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data       521017                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total      2231751                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks       682037                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total       682037                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data         2756                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         2756                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data       298907                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       298907                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker         7604                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker         3623                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst      1699507                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data       819924                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2530658                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker         7604                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker         3623                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst      1699507                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data       819924                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2530658                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker     0.000921                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker     0.000552                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.010802                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.029815                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.015190                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.989840                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.989840                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.494682                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.494682                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker     0.000921                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker     0.000552                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.010802                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.199284                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.071825                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker     0.000921                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker     0.000552                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.010802                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.199284                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.071825                       # miss rate for overall accesses
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks       101899                       # number of writebacks
system.cpu.l2cache.writebacks::total           101899                       # number of writebacks
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq        2288348                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp       2288348                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq         27560                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp        27560                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback       682037                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         2756                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::SCUpgradeReq            2                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         2758                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       298907                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       298907                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      3417092                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2444665                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side        18430                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side        36996                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total           5917183                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side    108805624                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     96308299                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side        36860                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side        73992                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          205224775                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                       36632                       # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples      3268420                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        5.011156                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.105033                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0                  0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::5            3231956     98.88%     98.88% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::6              36464      1.12%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            5                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            6                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        3268420                       # Request fanout histogram
system.iobus.trans_dist::ReadReq                30171                       # Transaction distribution
system.iobus.trans_dist::ReadResp               30171                       # Transaction distribution
system.iobus.trans_dist::WriteReq               59016                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22792                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        36224                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       105446                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        72928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  178374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67875                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       159103                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      2321152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2480255                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                36430                       # number of replacements
system.iocache.tags.tagsinuse                0.909893                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                36446                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         227409731009                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     0.909893                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.056868                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.056868                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               328176                       # Number of tag accesses
system.iocache.tags.data_accesses              328176                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide        36224                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        36224                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide          240                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              240                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide          240                       # number of demand (read+write) misses
system.iocache.demand_misses::total               240                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          240                       # number of overall misses
system.iocache.overall_misses::total              240                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide          240                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            240                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide        36224                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        36224                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          240                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             240                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          240                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            240                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      36224                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               74235                       # Transaction distribution
system.membus.trans_dist::ReadResp              74235                       # Transaction distribution
system.membus.trans_dist::WriteReq              27560                       # Transaction distribution
system.membus.trans_dist::WriteResp             27560                       # Transaction distribution
system.membus.trans_dist::Writeback            101899                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        36224                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        36224                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4507                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4509                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146085                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146085                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave       105446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio         1946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       498795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total       606197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        72928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 679125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave       159103                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio         3892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     18096508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total     18259523                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2333696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2333696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20593219                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            322858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  322858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              322858                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped

---------- End Simulation Statistics   ----------