stats.txt revision 11680
111507SCurtis.Dunham@arm.com 211507SCurtis.Dunham@arm.com---------- Begin Simulation Statistics ---------- 311680SCurtis.Dunham@arm.comsim_seconds 0.525654 # Number of seconds simulated 411680SCurtis.Dunham@arm.comsim_ticks 525654485500 # Number of ticks simulated 511680SCurtis.Dunham@arm.comfinal_tick 525654485500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 611507SCurtis.Dunham@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 711680SCurtis.Dunham@arm.comhost_inst_rate 213828 # Simulator instruction rate (inst/s) 811680SCurtis.Dunham@arm.comhost_op_rate 263250 # Simulator op (including micro ops) rate (op/s) 911680SCurtis.Dunham@arm.comhost_tick_rate 175444467 # Simulator tick rate (ticks/s) 1011680SCurtis.Dunham@arm.comhost_mem_usage 278324 # Number of bytes of host memory used 1111680SCurtis.Dunham@arm.comhost_seconds 2996.13 # Real time elapsed on the host 1211507SCurtis.Dunham@arm.comsim_insts 640655085 # Number of instructions simulated 1311507SCurtis.Dunham@arm.comsim_ops 788730744 # Number of ops (including micro ops) simulated 1411507SCurtis.Dunham@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1511507SCurtis.Dunham@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611680SCurtis.Dunham@arm.comsystem.physmem.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 1711570SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 164160 # Number of bytes read from this memory 1811606Sandreas.sandberg@arm.comsystem.physmem.bytes_read::cpu.data 18474496 # Number of bytes read from this memory 1911606Sandreas.sandberg@arm.comsystem.physmem.bytes_read::total 18638656 # Number of bytes read from this memory 2011570SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 164160 # Number of instructions bytes read from this memory 2111570SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 164160 # Number of instructions bytes read from this memory 2211507SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory 2311507SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 4230272 # Number of bytes written to this memory 2411570SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 2565 # Number of read requests responded to by this memory 2511606Sandreas.sandberg@arm.comsystem.physmem.num_reads::cpu.data 288664 # Number of read requests responded to by this memory 2611606Sandreas.sandberg@arm.comsystem.physmem.num_reads::total 291229 # Number of read requests responded to by this memory 2711507SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory 2811507SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 66098 # Number of write requests responded to by this memory 2911680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 312296 # Total read bandwidth from this memory (bytes/s) 3011680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 35145702 # Total read bandwidth from this memory (bytes/s) 3111680SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 35457999 # Total read bandwidth from this memory (bytes/s) 3211680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 312296 # Instruction read bandwidth from this memory (bytes/s) 3311680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 312296 # Instruction read bandwidth from this memory (bytes/s) 3411680SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 8047628 # Write bandwidth from this memory (bytes/s) 3511680SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 8047628 # Write bandwidth from this memory (bytes/s) 3611680SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 8047628 # Total bandwidth to/from this memory (bytes/s) 3711680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 312296 # Total bandwidth to/from this memory (bytes/s) 3811680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 35145702 # Total bandwidth to/from this memory (bytes/s) 3911680SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 43505627 # Total bandwidth to/from this memory (bytes/s) 4011606Sandreas.sandberg@arm.comsystem.physmem.readReqs 291229 # Number of read requests accepted 4111507SCurtis.Dunham@arm.comsystem.physmem.writeReqs 66098 # Number of write requests accepted 4211606Sandreas.sandberg@arm.comsystem.physmem.readBursts 291229 # Number of DRAM read bursts, including those serviced by the write queue 4311507SCurtis.Dunham@arm.comsystem.physmem.writeBursts 66098 # Number of DRAM write bursts, including those merged in the write queue 4411680SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 18617024 # Total number of bytes read from DRAM 4511680SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 21632 # Total number of bytes read from write queue 4611680SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 4229248 # Total number of bytes written to DRAM 4711606Sandreas.sandberg@arm.comsystem.physmem.bytesReadSys 18638656 # Total read bytes from the system interface side 4811507SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 4230272 # Total written bytes from the system interface side 4911680SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 338 # Number of DRAM read bursts serviced by the write queue 5011507SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 5111507SCurtis.Dunham@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 5211680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 18281 # Per bank write bursts 5311680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 18133 # Per bank write bursts 5411680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 18221 # Per bank write bursts 5511680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 18176 # Per bank write bursts 5611606Sandreas.sandberg@arm.comsystem.physmem.perBankRdBursts::4 18285 # Per bank write bursts 5711680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 18412 # Per bank write bursts 5811680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 18178 # Per bank write bursts 5911680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 17990 # Per bank write bursts 6011680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 18034 # Per bank write bursts 6111680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 18056 # Per bank write bursts 6211680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 18101 # Per bank write bursts 6311680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 18200 # Per bank write bursts 6411680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 18218 # Per bank write bursts 6511680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 18271 # Per bank write bursts 6611680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 18077 # Per bank write bursts 6711680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 18258 # Per bank write bursts 6811507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 4171 # Per bank write bursts 6911680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 4099 # Per bank write bursts 7011680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 4135 # Per bank write bursts 7111507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 4146 # Per bank write bursts 7211680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 4224 # Per bank write bursts 7311606Sandreas.sandberg@arm.comsystem.physmem.perBankWrBursts::5 4224 # Per bank write bursts 7411680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 4174 # Per bank write bursts 7511680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 4094 # Per bank write bursts 7611680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 4096 # Per bank write bursts 7711507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 4096 # Per bank write bursts 7811507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 4096 # Per bank write bursts 7911507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 4097 # Per bank write bursts 8011680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 4098 # Per bank write bursts 8111507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 4096 # Per bank write bursts 8211507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 4096 # Per bank write bursts 8311680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 4140 # Per bank write bursts 8411507SCurtis.Dunham@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 8511507SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8611680SCurtis.Dunham@arm.comsystem.physmem.totGap 525654384500 # Total gap between requests 8711507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 8811507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 8911507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 9011507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 9111507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 9211507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9311606Sandreas.sandberg@arm.comsystem.physmem.readPktSize::6 291229 # Read request sizes (log2) 9411507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 9511507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 9611507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 9711507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 9811507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 9911507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 10011507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 66098 # Write request sizes (log2) 10111680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 290516 # What read queue length does an incoming req see 10211680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 364 # What read queue length does an incoming req see 10311680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 11 # What read queue length does an incoming req see 10411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see 10511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see 10611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 10711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 10811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 10911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 11011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 11111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 11211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 11311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 11411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 11511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 11611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 11711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 11811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 11911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 12011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 12111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 12211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 12311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 12411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 12511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 12611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 12711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 12811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 12911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 13011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 13111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 13211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 13611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 13711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 13811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 13911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 14011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 14611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 14711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 14811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 890 # What write queue length does an incoming req see 14911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 889 # What write queue length does an incoming req see 15011606Sandreas.sandberg@arm.comsystem.physmem.wrQLenPdf::17 4011 # What write queue length does an incoming req see 15111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 4019 # What write queue length does an incoming req see 15211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 4019 # What write queue length does an incoming req see 15311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 4019 # What write queue length does an incoming req see 15411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 4019 # What write queue length does an incoming req see 15511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 4019 # What write queue length does an incoming req see 15611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 4019 # What write queue length does an incoming req see 15711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 4019 # What write queue length does an incoming req see 15811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 4019 # What write queue length does an incoming req see 15911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 4020 # What write queue length does an incoming req see 16011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 4019 # What write queue length does an incoming req see 16111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 4020 # What write queue length does an incoming req see 16211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 4020 # What write queue length does an incoming req see 16311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 4022 # What write queue length does an incoming req see 16411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 4021 # What write queue length does an incoming req see 16511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 4019 # What write queue length does an incoming req see 16611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 16711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 16811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 16911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 17011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 17111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 17211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 17311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 17411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 17511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 17611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 17711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 17811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 17911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 18011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 18111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 18211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 18311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 18711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 19011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 19711680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 102767 # Bytes accessed per row activation 19811680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 222.307005 # Bytes accessed per row activation 19911680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 147.372317 # Bytes accessed per row activation 20011680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 261.848294 # Bytes accessed per row activation 20111680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 36138 35.16% 35.16% # Bytes accessed per row activation 20211680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 41898 40.77% 75.93% # Bytes accessed per row activation 20311680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 13163 12.81% 88.74% # Bytes accessed per row activation 20411680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 1012 0.98% 89.73% # Bytes accessed per row activation 20511680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 489 0.48% 90.20% # Bytes accessed per row activation 20611680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 1030 1.00% 91.21% # Bytes accessed per row activation 20711680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 399 0.39% 91.59% # Bytes accessed per row activation 20811680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 484 0.47% 92.07% # Bytes accessed per row activation 20911680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 8154 7.93% 100.00% # Bytes accessed per row activation 21011680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 102767 # Bytes accessed per row activation 21111680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::samples 4019 # Reads before turning the bus around for writes 21211680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::mean 48.497387 # Reads before turning the bus around for writes 21311680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::gmean 34.151985 # Reads before turning the bus around for writes 21411680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::stdev 506.429034 # Reads before turning the bus around for writes 21511680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::0-1023 4017 99.95% 99.95% # Reads before turning the bus around for writes 21611507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes 21711507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::31744-32767 1 0.02% 100.00% # Reads before turning the bus around for writes 21811680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::total 4019 # Reads before turning the bus around for writes 21911680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::samples 4019 # Writes before turning the bus around for reads 22011680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::mean 16.442399 # Writes before turning the bus around for reads 22111680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::gmean 16.422334 # Writes before turning the bus around for reads 22211680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::stdev 0.830212 # Writes before turning the bus around for reads 22311680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::16 3130 77.88% 77.88% # Writes before turning the bus around for reads 22411680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::18 889 22.12% 100.00% # Writes before turning the bus around for reads 22511680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::total 4019 # Writes before turning the bus around for reads 22611680SCurtis.Dunham@arm.comsystem.physmem.totQLat 15538679500 # Total ticks spent queuing 22711680SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 20992885750 # Total ticks spent from burst creation until serviced by the DRAM 22811680SCurtis.Dunham@arm.comsystem.physmem.totBusLat 1454455000 # Total ticks spent in databus transfers 22911680SCurtis.Dunham@arm.comsystem.physmem.avgQLat 53417.53 # Average queueing delay per DRAM burst 23011507SCurtis.Dunham@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 23111680SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 72167.53 # Average memory access latency per DRAM burst 23211680SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 35.42 # Average DRAM read bandwidth in MiByte/s 23311680SCurtis.Dunham@arm.comsystem.physmem.avgWrBW 8.05 # Average achieved write bandwidth in MiByte/s 23411680SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 35.46 # Average system read bandwidth in MiByte/s 23511680SCurtis.Dunham@arm.comsystem.physmem.avgWrBWSys 8.05 # Average system write bandwidth in MiByte/s 23611507SCurtis.Dunham@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 23711680SCurtis.Dunham@arm.comsystem.physmem.busUtil 0.34 # Data bus utilization in percentage 23811570SCurtis.Dunham@arm.comsystem.physmem.busUtilRead 0.28 # Data bus utilization in percentage for reads 23911570SCurtis.Dunham@arm.comsystem.physmem.busUtilWrite 0.06 # Data bus utilization in percentage for writes 24011507SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing 24111680SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 19.65 # Average write queue length when enqueuing 24211680SCurtis.Dunham@arm.comsystem.physmem.readRowHits 202495 # Number of row buffer hits during reads 24311680SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 51707 # Number of row buffer hits during writes 24411680SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 69.61 # Row buffer hit rate for reads 24511680SCurtis.Dunham@arm.comsystem.physmem.writeRowHitRate 78.23 # Row buffer hit rate for writes 24611680SCurtis.Dunham@arm.comsystem.physmem.avgGap 1471073.79 # Average gap between requests 24711680SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 71.21 # Row buffer hit rate, read and write combined 24811680SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 367124520 # Energy for activate commands per rank (pJ) 24911680SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 195116130 # Energy for precharge commands per rank (pJ) 25011680SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 1040126640 # Energy for read commands per rank (pJ) 25111680SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 173653740 # Energy for write commands per rank (pJ) 25211680SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 28870255440.000008 # Energy for refresh commands per rank (pJ) 25311680SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 8266537290 # Energy for active background per rank (pJ) 25411680SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 1634065440 # Energy for precharge background per rank (pJ) 25511680SCurtis.Dunham@arm.comsystem.physmem_0.actPowerDownEnergy 57360982710 # Energy for active power-down per rank (pJ) 25611680SCurtis.Dunham@arm.comsystem.physmem_0.prePowerDownEnergy 51276223200 # Energy for precharge power-down per rank (pJ) 25711680SCurtis.Dunham@arm.comsystem.physmem_0.selfRefreshEnergy 64953258915 # Energy for self refresh per rank (pJ) 25811680SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 214157919585 # Total energy per rank (pJ) 25911680SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 407.411950 # Core power per rank (mW) 26011680SCurtis.Dunham@arm.comsystem.physmem_0.totalIdleTime 503225172750 # Total Idle time Per DRAM Rank 26111680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 3206676000 # Time in different power states 26211680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 12282762000 # Time in different power states 26311680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::SREF 243901523000 # Time in different power states 26411680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 133531907000 # Time in different power states 26511680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 6939814000 # Time in different power states 26611680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 125791803500 # Time in different power states 26711680SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 366660420 # Energy for activate commands per rank (pJ) 26811680SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 194884635 # Energy for precharge commands per rank (pJ) 26911680SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 1036835100 # Energy for read commands per rank (pJ) 27011680SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 171294300 # Energy for write commands per rank (pJ) 27111680SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 28737493200.000008 # Energy for refresh commands per rank (pJ) 27211680SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 8178131430 # Energy for active background per rank (pJ) 27311680SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 1630074720 # Energy for precharge background per rank (pJ) 27411680SCurtis.Dunham@arm.comsystem.physmem_1.actPowerDownEnergy 56926536120 # Energy for active power-down per rank (pJ) 27511680SCurtis.Dunham@arm.comsystem.physmem_1.prePowerDownEnergy 51134645280 # Energy for precharge power-down per rank (pJ) 27611680SCurtis.Dunham@arm.comsystem.physmem_1.selfRefreshEnergy 65306601210 # Energy for self refresh per rank (pJ) 27711680SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 213703234155 # Total energy per rank (pJ) 27811680SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 406.546781 # Core power per rank (mW) 27911680SCurtis.Dunham@arm.comsystem.physmem_1.totalIdleTime 503430400500 # Total Idle time Per DRAM Rank 28011680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 3200172000 # Time in different power states 28111680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 12226116000 # Time in different power states 28211680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::SREF 245428473250 # Time in different power states 28311680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 133163073250 # Time in different power states 28411680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 6797797000 # Time in different power states 28511680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 124838854000 # Time in different power states 28611680SCurtis.Dunham@arm.comsystem.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 28711680SCurtis.Dunham@arm.comsystem.cpu.branchPred.lookups 147261657 # Number of BP lookups 28811570SCurtis.Dunham@arm.comsystem.cpu.branchPred.condPredicted 98231058 # Number of conditional branches predicted 28911570SCurtis.Dunham@arm.comsystem.cpu.branchPred.condIncorrect 1384734 # Number of conditional branches incorrect 29011680SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBLookups 89949365 # Number of BTB lookups 29111680SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHits 63294627 # Number of BTB hits 29211507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 29311570SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHitPct 70.366953 # BTB Hit Percentage 29411570SCurtis.Dunham@arm.comsystem.cpu.branchPred.usedRAS 19276105 # Number of times the RAS was used to get a target. 29511570SCurtis.Dunham@arm.comsystem.cpu.branchPred.RASInCorrect 1312 # Number of incorrect RAS predictions. 29611570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectLookups 15995155 # Number of indirect predictor lookups. 29711570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectHits 15988941 # Number of indirect target hits. 29811570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectMisses 6214 # Number of indirect misses. 29911570SCurtis.Dunham@arm.comsystem.cpu.branchPredindirectMispredicted 1280093 # Number of mispredicted indirect branches. 30011507SCurtis.Dunham@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 30111680SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 30211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 30311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 30411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 30511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 30611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 30711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 30811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 30911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 31011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 31111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 31211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 31311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 31411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 31511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 31611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 31711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 31811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 31911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 32011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 32111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 32211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 32311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 32411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 32511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 32611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 32711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 32811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 32911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 33011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 33111680SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 33211507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 33311507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 33411507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 33511507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 33611507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 33711507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 33811507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 33911507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 34011507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 34111507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 34211507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 34311507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 34411507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 34511507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 34611507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 34711507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 34811507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 34911507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 35011507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 35111507SCurtis.Dunham@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 35211507SCurtis.Dunham@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 35311507SCurtis.Dunham@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 35411507SCurtis.Dunham@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 35511507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 35611507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 35711507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 35811507SCurtis.Dunham@arm.comsystem.cpu.dtb.hits 0 # DTB hits 35911507SCurtis.Dunham@arm.comsystem.cpu.dtb.misses 0 # DTB misses 36011507SCurtis.Dunham@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 36111680SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 36211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 36311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 36411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 36511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 36611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 36711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 36811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 36911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 37011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 37111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 37211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 37311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 37411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 37511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 37611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 37711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 37811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 37911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 38011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 38111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 38211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 38311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 38411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 38511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 38611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 38711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 38811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 38911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 39011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 39111680SCurtis.Dunham@arm.comsystem.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 39211507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 39311507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39411507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 39511507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 39611507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 39711507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39811507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39911507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 40011507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 40111507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 40211507SCurtis.Dunham@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 40311507SCurtis.Dunham@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 40411507SCurtis.Dunham@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 40511507SCurtis.Dunham@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 40611507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 40711507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 40811507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 40911507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 41011507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 41111507SCurtis.Dunham@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 41211507SCurtis.Dunham@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 41311507SCurtis.Dunham@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 41411507SCurtis.Dunham@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 41511507SCurtis.Dunham@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 41611507SCurtis.Dunham@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 41711507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 41811507SCurtis.Dunham@arm.comsystem.cpu.itb.hits 0 # DTB hits 41911507SCurtis.Dunham@arm.comsystem.cpu.itb.misses 0 # DTB misses 42011507SCurtis.Dunham@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 42111507SCurtis.Dunham@arm.comsystem.cpu.workload.num_syscalls 673 # Number of system calls 42211680SCurtis.Dunham@arm.comsystem.cpu.pwrStateResidencyTicks::ON 525654485500 # Cumulative time (in ticks) in various power states 42311680SCurtis.Dunham@arm.comsystem.cpu.numCycles 1051308971 # number of cpu cycles simulated 42411507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 42511507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 42611507SCurtis.Dunham@arm.comsystem.cpu.committedInsts 640655085 # Number of instructions committed 42711507SCurtis.Dunham@arm.comsystem.cpu.committedOps 788730744 # Number of ops (including micro ops) committed 42811680SCurtis.Dunham@arm.comsystem.cpu.discardedOps 8621767 # Number of ops (including micro ops) which were discarded before commit 42911507SCurtis.Dunham@arm.comsystem.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching 43011680SCurtis.Dunham@arm.comsystem.cpu.cpi 1.640991 # CPI: cycles per instruction 43111680SCurtis.Dunham@arm.comsystem.cpu.ipc 0.609388 # IPC: instructions per cycle 43211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 43311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntAlu 385757467 48.91% 48.91% # Class of committed instruction 43411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntMult 5173441 0.66% 49.56% # Class of committed instruction 43511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntDiv 0 0.00% 49.56% # Class of committed instruction 43611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatAdd 0 0.00% 49.56% # Class of committed instruction 43711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatCmp 0 0.00% 49.56% # Class of committed instruction 43811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatCvt 0 0.00% 49.56% # Class of committed instruction 43911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatMult 0 0.00% 49.56% # Class of committed instruction 44011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatDiv 0 0.00% 49.56% # Class of committed instruction 44111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatSqrt 0 0.00% 49.56% # Class of committed instruction 44211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAdd 0 0.00% 49.56% # Class of committed instruction 44311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAddAcc 0 0.00% 49.56% # Class of committed instruction 44411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAlu 0 0.00% 49.56% # Class of committed instruction 44511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdCmp 0 0.00% 49.56% # Class of committed instruction 44611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdCvt 0 0.00% 49.56% # Class of committed instruction 44711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMisc 0 0.00% 49.56% # Class of committed instruction 44811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMult 0 0.00% 49.56% # Class of committed instruction 44911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMultAcc 0 0.00% 49.56% # Class of committed instruction 45011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdShift 0 0.00% 49.56% # Class of committed instruction 45111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdShiftAcc 0 0.00% 49.56% # Class of committed instruction 45211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdSqrt 0 0.00% 49.56% # Class of committed instruction 45311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatAdd 637528 0.08% 49.65% # Class of committed instruction 45411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatAlu 0 0.00% 49.65% # Class of committed instruction 45511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatCmp 3187668 0.40% 50.05% # Class of committed instruction 45611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatCvt 2550131 0.32% 50.37% # Class of committed instruction 45711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatDiv 0 0.00% 50.37% # Class of committed instruction 45811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMisc 10203074 1.29% 51.67% # Class of committed instruction 45911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMult 0 0.00% 51.67% # Class of committed instruction 46011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 51.67% # Class of committed instruction 46111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatSqrt 0 0.00% 51.67% # Class of committed instruction 46211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::MemRead 252240938 31.98% 83.65% # Class of committed instruction 46311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::MemWrite 128980497 16.35% 100.00% # Class of committed instruction 46411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 46511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 46611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::total 788730744 # Class of committed instruction 46711680SCurtis.Dunham@arm.comsystem.cpu.tickCycles 955911046 # Number of cycles that the object actually ticked 46811680SCurtis.Dunham@arm.comsystem.cpu.idleCycles 95397925 # Total number of cycles that the object has spent stopped 46911680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 47011570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.replacements 778100 # number of replacements 47111680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tagsinuse 4092.108689 # Cycle average of tags in use 47211570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 378449407 # Total number of references to valid blocks. 47311570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.sampled_refs 782196 # Sample count of references to valid blocks. 47411570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 483.829382 # Average number of references to valid blocks. 47511680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.warmup_cycle 850386500 # Cycle when the warmup percentage was hit. 47611680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 4092.108689 # Average occupied blocks per requestor 47711680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999050 # Average percentage of cache occupancy 47811680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999050 # Average percentage of cache occupancy 47911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 48011570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id 48111680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 171 # Occupied blocks per task id 48211680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 970 # Occupied blocks per task id 48311680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::3 1388 # Occupied blocks per task id 48411680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::4 1537 # Occupied blocks per task id 48511507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 48611570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 759383100 # Number of tag accesses 48711570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 759383100 # Number of data accesses 48811680SCurtis.Dunham@arm.comsystem.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 48911570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 249620680 # number of ReadReq hits 49011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 249620680 # number of ReadReq hits 49111570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 128813765 # number of WriteReq hits 49211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::total 128813765 # number of WriteReq hits 49311507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 3484 # number of SoftPFReq hits 49411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 3484 # number of SoftPFReq hits 49511507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 5739 # number of LoadLockedReq hits 49611507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 5739 # number of LoadLockedReq hits 49711507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 5739 # number of StoreCondReq hits 49811507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 5739 # number of StoreCondReq hits 49911570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 378434445 # number of demand (read+write) hits 50011570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 378434445 # number of demand (read+write) hits 50111570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 378437929 # number of overall hits 50211570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 378437929 # number of overall hits 50311570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 713192 # number of ReadReq misses 50411570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 713192 # number of ReadReq misses 50511570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 137712 # number of WriteReq misses 50611570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::total 137712 # number of WriteReq misses 50711507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 141 # number of SoftPFReq misses 50811507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 141 # number of SoftPFReq misses 50911570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 850904 # number of demand (read+write) misses 51011570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 850904 # number of demand (read+write) misses 51111570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 851045 # number of overall misses 51211570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 851045 # number of overall misses 51311680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 37269485500 # number of ReadReq miss cycles 51411680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 37269485500 # number of ReadReq miss cycles 51511680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 10946218000 # number of WriteReq miss cycles 51611680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 10946218000 # number of WriteReq miss cycles 51711680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 48215703500 # number of demand (read+write) miss cycles 51811680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 48215703500 # number of demand (read+write) miss cycles 51911680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 48215703500 # number of overall miss cycles 52011680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 48215703500 # number of overall miss cycles 52111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 250333872 # number of ReadReq accesses(hits+misses) 52211570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 250333872 # number of ReadReq accesses(hits+misses) 52311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 128951477 # number of WriteReq accesses(hits+misses) 52411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::total 128951477 # number of WriteReq accesses(hits+misses) 52511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 3625 # number of SoftPFReq accesses(hits+misses) 52611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 3625 # number of SoftPFReq accesses(hits+misses) 52711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 5739 # number of LoadLockedReq accesses(hits+misses) 52811507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 5739 # number of LoadLockedReq accesses(hits+misses) 52911507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 5739 # number of StoreCondReq accesses(hits+misses) 53011507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 5739 # number of StoreCondReq accesses(hits+misses) 53111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 379285349 # number of demand (read+write) accesses 53211570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 379285349 # number of demand (read+write) accesses 53311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 379288974 # number of overall (read+write) accesses 53411570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 379288974 # number of overall (read+write) accesses 53511570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002849 # miss rate for ReadReq accesses 53611570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.002849 # miss rate for ReadReq accesses 53711507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001068 # miss rate for WriteReq accesses 53811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.001068 # miss rate for WriteReq accesses 53911507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.038897 # miss rate for SoftPFReq accesses 54011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.038897 # miss rate for SoftPFReq accesses 54111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.002243 # miss rate for demand accesses 54211570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.002243 # miss rate for demand accesses 54311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.002244 # miss rate for overall accesses 54411570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.002244 # miss rate for overall accesses 54511680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52257.296072 # average ReadReq miss latency 54611680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 52257.296072 # average ReadReq miss latency 54711680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79486.304752 # average WriteReq miss latency 54811680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 79486.304752 # average WriteReq miss latency 54911680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 56664.093129 # average overall miss latency 55011680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 56664.093129 # average overall miss latency 55111680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 56654.705098 # average overall miss latency 55211680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 56654.705098 # average overall miss latency 55311507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 55411507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 55511507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 55611507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 55711507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 55811507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 55911606Sandreas.sandberg@arm.comsystem.cpu.dcache.writebacks::writebacks 88688 # number of writebacks 56011606Sandreas.sandberg@arm.comsystem.cpu.dcache.writebacks::total 88688 # number of writebacks 56111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 457 # number of ReadReq MSHR hits 56211570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 457 # number of ReadReq MSHR hits 56311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 68390 # number of WriteReq MSHR hits 56411570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 68390 # number of WriteReq MSHR hits 56511570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 68847 # number of demand (read+write) MSHR hits 56611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::total 68847 # number of demand (read+write) MSHR hits 56711570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 68847 # number of overall MSHR hits 56811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::total 68847 # number of overall MSHR hits 56911570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 712735 # number of ReadReq MSHR misses 57011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 712735 # number of ReadReq MSHR misses 57111507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 69322 # number of WriteReq MSHR misses 57211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 69322 # number of WriteReq MSHR misses 57311507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 139 # number of SoftPFReq MSHR misses 57411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 139 # number of SoftPFReq MSHR misses 57511570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 782057 # number of demand (read+write) MSHR misses 57611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::total 782057 # number of demand (read+write) MSHR misses 57711570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 782196 # number of overall MSHR misses 57811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::total 782196 # number of overall MSHR misses 57911680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 36547770500 # number of ReadReq MSHR miss cycles 58011680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 36547770500 # number of ReadReq MSHR miss cycles 58111680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5489520000 # number of WriteReq MSHR miss cycles 58211680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 5489520000 # number of WriteReq MSHR miss cycles 58311680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1802000 # number of SoftPFReq MSHR miss cycles 58411680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1802000 # number of SoftPFReq MSHR miss cycles 58511680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 42037290500 # number of demand (read+write) MSHR miss cycles 58611680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 42037290500 # number of demand (read+write) MSHR miss cycles 58711680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 42039092500 # number of overall MSHR miss cycles 58811680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 42039092500 # number of overall MSHR miss cycles 58911570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002847 # mshr miss rate for ReadReq accesses 59011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002847 # mshr miss rate for ReadReq accesses 59111507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000538 # mshr miss rate for WriteReq accesses 59211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000538 # mshr miss rate for WriteReq accesses 59311507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.038345 # mshr miss rate for SoftPFReq accesses 59411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.038345 # mshr miss rate for SoftPFReq accesses 59511507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002062 # mshr miss rate for demand accesses 59611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.002062 # mshr miss rate for demand accesses 59711570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002062 # mshr miss rate for overall accesses 59811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.002062 # mshr miss rate for overall accesses 59911680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51278.203680 # average ReadReq mshr miss latency 60011680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51278.203680 # average ReadReq mshr miss latency 60111680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79188.713540 # average WriteReq mshr miss latency 60211680SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79188.713540 # average WriteReq mshr miss latency 60311680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12964.028777 # average SoftPFReq mshr miss latency 60411680SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12964.028777 # average SoftPFReq mshr miss latency 60511680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53752.207959 # average overall mshr miss latency 60611680SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 53752.207959 # average overall mshr miss latency 60711680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53744.959703 # average overall mshr miss latency 60811680SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 53744.959703 # average overall mshr miss latency 60911680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 61011570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.replacements 24885 # number of replacements 61111680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 1711.889727 # Cycle average of tags in use 61211680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.total_refs 257789639 # Total number of references to valid blocks. 61311570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 26636 # Sample count of references to valid blocks. 61411680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.avg_refs 9678.241440 # Average number of references to valid blocks. 61511507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 61611680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 1711.889727 # Average occupied blocks per requestor 61711680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.835884 # Average percentage of cache occupancy 61811680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::total 0.835884 # Average percentage of cache occupancy 61911570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 1751 # Occupied blocks per task id 62011570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id 62111570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 98 # Occupied blocks per task id 62211570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 1596 # Occupied blocks per task id 62311570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.854980 # Percentage of cache occupancy per task id 62411680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tag_accesses 515659188 # Number of tag accesses 62511680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.data_accesses 515659188 # Number of data accesses 62611680SCurtis.Dunham@arm.comsystem.cpu.icache.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 62711680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 257789639 # number of ReadReq hits 62811680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::total 257789639 # number of ReadReq hits 62911680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::cpu.inst 257789639 # number of demand (read+write) hits 63011680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::total 257789639 # number of demand (read+write) hits 63111680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::cpu.inst 257789639 # number of overall hits 63211680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::total 257789639 # number of overall hits 63311570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 26637 # number of ReadReq misses 63411570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 26637 # number of ReadReq misses 63511570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 26637 # number of demand (read+write) misses 63611570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 26637 # number of demand (read+write) misses 63711570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 26637 # number of overall misses 63811570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 26637 # number of overall misses 63911680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 539890500 # number of ReadReq miss cycles 64011680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 539890500 # number of ReadReq miss cycles 64111680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 539890500 # number of demand (read+write) miss cycles 64211680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 539890500 # number of demand (read+write) miss cycles 64311680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 539890500 # number of overall miss cycles 64411680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 539890500 # number of overall miss cycles 64511680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 257816276 # number of ReadReq accesses(hits+misses) 64611680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::total 257816276 # number of ReadReq accesses(hits+misses) 64711680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 257816276 # number of demand (read+write) accesses 64811680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::total 257816276 # number of demand (read+write) accesses 64911680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 257816276 # number of overall (read+write) accesses 65011680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::total 257816276 # number of overall (read+write) accesses 65111570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000103 # miss rate for ReadReq accesses 65211570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.000103 # miss rate for ReadReq accesses 65311570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.000103 # miss rate for demand accesses 65411570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::total 0.000103 # miss rate for demand accesses 65511570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.000103 # miss rate for overall accesses 65611570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::total 0.000103 # miss rate for overall accesses 65711680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20268.442392 # average ReadReq miss latency 65811680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 20268.442392 # average ReadReq miss latency 65911680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 20268.442392 # average overall miss latency 66011680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 20268.442392 # average overall miss latency 66111680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 20268.442392 # average overall miss latency 66211680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 20268.442392 # average overall miss latency 66311507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 66411507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 66511507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 66611507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 66711507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 66811507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 66911570SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::writebacks 24885 # number of writebacks 67011570SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::total 24885 # number of writebacks 67111570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 26637 # number of ReadReq MSHR misses 67211570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 26637 # number of ReadReq MSHR misses 67311570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 26637 # number of demand (read+write) MSHR misses 67411570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 26637 # number of demand (read+write) MSHR misses 67511570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 26637 # number of overall MSHR misses 67611570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 26637 # number of overall MSHR misses 67711680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 513254500 # number of ReadReq MSHR miss cycles 67811680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 513254500 # number of ReadReq MSHR miss cycles 67911680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 513254500 # number of demand (read+write) MSHR miss cycles 68011680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 513254500 # number of demand (read+write) MSHR miss cycles 68111680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 513254500 # number of overall MSHR miss cycles 68211680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 513254500 # number of overall MSHR miss cycles 68311570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000103 # mshr miss rate for ReadReq accesses 68411570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.000103 # mshr miss rate for ReadReq accesses 68511570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000103 # mshr miss rate for demand accesses 68611570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.000103 # mshr miss rate for demand accesses 68711570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000103 # mshr miss rate for overall accesses 68811570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.000103 # mshr miss rate for overall accesses 68911680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19268.479934 # average ReadReq mshr miss latency 69011680SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19268.479934 # average ReadReq mshr miss latency 69111680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19268.479934 # average overall mshr miss latency 69211680SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 19268.479934 # average overall mshr miss latency 69311680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19268.479934 # average overall mshr miss latency 69411680SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 19268.479934 # average overall mshr miss latency 69511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 69611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.replacements 258837 # number of replacements 69711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tagsinuse 32651.524409 # Cycle average of tags in use 69811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.total_refs 1316948 # Total number of references to valid blocks. 69911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.sampled_refs 291605 # Sample count of references to valid blocks. 70011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.avg_refs 4.516205 # Average number of references to valid blocks. 70111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.warmup_cycle 3958369000 # Cycle when the warmup percentage was hit. 70211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 41.514151 # Average occupied blocks per requestor 70311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 89.268254 # Average occupied blocks per requestor 70411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 32520.742004 # Average occupied blocks per requestor 70511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.001267 # Average percentage of cache occupancy 70611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.002724 # Average percentage of cache occupancy 70711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.992454 # Average percentage of cache occupancy 70811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.996445 # Average percentage of cache occupancy 70911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 32768 # Occupied blocks per task id 71011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 124 # Occupied blocks per task id 71111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 211 # Occupied blocks per task id 71211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 300 # Occupied blocks per task id 71311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 2912 # Occupied blocks per task id 71411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 29221 # Occupied blocks per task id 71511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 71611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.tag_accesses 13160277 # Number of tag accesses 71711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.data_accesses 13160277 # Number of data accesses 71811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 71911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 88688 # number of WritebackDirty hits 72011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 88688 # number of WritebackDirty hits 72111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 23552 # number of WritebackClean hits 72211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 23552 # number of WritebackClean hits 72311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 3231 # number of ReadExReq hits 72411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 3231 # number of ReadExReq hits 72511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 24067 # number of ReadCleanReq hits 72611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 24067 # number of ReadCleanReq hits 72711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 490275 # number of ReadSharedReq hits 72811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 490275 # number of ReadSharedReq hits 72911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 24067 # number of demand (read+write) hits 73011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 493506 # number of demand (read+write) hits 73111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_hits::total 517573 # number of demand (read+write) hits 73211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 24067 # number of overall hits 73311606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 493506 # number of overall hits 73411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_hits::total 517573 # number of overall hits 73511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 66091 # number of ReadExReq misses 73611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 66091 # number of ReadExReq misses 73711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2570 # number of ReadCleanReq misses 73811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 2570 # number of ReadCleanReq misses 73911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 222599 # number of ReadSharedReq misses 74011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 222599 # number of ReadSharedReq misses 74111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 2570 # number of demand (read+write) misses 74211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 288690 # number of demand (read+write) misses 74311606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_misses::total 291260 # number of demand (read+write) misses 74411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 2570 # number of overall misses 74511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 288690 # number of overall misses 74611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_misses::total 291260 # number of overall misses 74711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5351609000 # number of ReadExReq miss cycles 74811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 5351609000 # number of ReadExReq miss cycles 74911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 219318000 # number of ReadCleanReq miss cycles 75011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 219318000 # number of ReadCleanReq miss cycles 75111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 30330402000 # number of ReadSharedReq miss cycles 75211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 30330402000 # number of ReadSharedReq miss cycles 75311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 219318000 # number of demand (read+write) miss cycles 75411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 35682011000 # number of demand (read+write) miss cycles 75511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::total 35901329000 # number of demand (read+write) miss cycles 75611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 219318000 # number of overall miss cycles 75711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 35682011000 # number of overall miss cycles 75811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::total 35901329000 # number of overall miss cycles 75911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 88688 # number of WritebackDirty accesses(hits+misses) 76011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 88688 # number of WritebackDirty accesses(hits+misses) 76111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 23552 # number of WritebackClean accesses(hits+misses) 76211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 23552 # number of WritebackClean accesses(hits+misses) 76311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 69322 # number of ReadExReq accesses(hits+misses) 76411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 69322 # number of ReadExReq accesses(hits+misses) 76511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 26637 # number of ReadCleanReq accesses(hits+misses) 76611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 26637 # number of ReadCleanReq accesses(hits+misses) 76711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 712874 # number of ReadSharedReq accesses(hits+misses) 76811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 712874 # number of ReadSharedReq accesses(hits+misses) 76911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 26637 # number of demand (read+write) accesses 77011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 782196 # number of demand (read+write) accesses 77111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 808833 # number of demand (read+write) accesses 77211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 26637 # number of overall (read+write) accesses 77311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 782196 # number of overall (read+write) accesses 77411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 808833 # number of overall (read+write) accesses 77511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.953391 # miss rate for ReadExReq accesses 77611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.953391 # miss rate for ReadExReq accesses 77711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.096482 # miss rate for ReadCleanReq accesses 77811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.096482 # miss rate for ReadCleanReq accesses 77911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.312256 # miss rate for ReadSharedReq accesses 78011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.312256 # miss rate for ReadSharedReq accesses 78111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.096482 # miss rate for demand accesses 78211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.369076 # miss rate for demand accesses 78311606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.360099 # miss rate for demand accesses 78411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.096482 # miss rate for overall accesses 78511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.369076 # miss rate for overall accesses 78611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.360099 # miss rate for overall accesses 78711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80973.339789 # average ReadExReq miss latency 78811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 80973.339789 # average ReadExReq miss latency 78911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 85337.743191 # average ReadCleanReq miss latency 79011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 85337.743191 # average ReadCleanReq miss latency 79111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 136255.787313 # average ReadSharedReq miss latency 79211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 136255.787313 # average ReadSharedReq miss latency 79311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 85337.743191 # average overall miss latency 79411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 123599.747134 # average overall miss latency 79511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 123262.133489 # average overall miss latency 79611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 85337.743191 # average overall miss latency 79711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 123599.747134 # average overall miss latency 79811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 123262.133489 # average overall miss latency 79911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 80011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 80111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 80211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 80311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 80411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 80511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::writebacks 66098 # number of writebacks 80611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::total 66098 # number of writebacks 80711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 4 # number of ReadCleanReq MSHR hits 80811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::total 4 # number of ReadCleanReq MSHR hits 80911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 26 # number of ReadSharedReq MSHR hits 81011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 26 # number of ReadSharedReq MSHR hits 81111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 4 # number of demand (read+write) MSHR hits 81211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 26 # number of demand (read+write) MSHR hits 81311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 30 # number of demand (read+write) MSHR hits 81411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits 81511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 26 # number of overall MSHR hits 81611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 30 # number of overall MSHR hits 81711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66091 # number of ReadExReq MSHR misses 81811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 66091 # number of ReadExReq MSHR misses 81911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2566 # number of ReadCleanReq MSHR misses 82011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 2566 # number of ReadCleanReq MSHR misses 82111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 222573 # number of ReadSharedReq MSHR misses 82211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 222573 # number of ReadSharedReq MSHR misses 82311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 2566 # number of demand (read+write) MSHR misses 82411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 288664 # number of demand (read+write) MSHR misses 82511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 291230 # number of demand (read+write) MSHR misses 82611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 2566 # number of overall MSHR misses 82711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 288664 # number of overall MSHR misses 82811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 291230 # number of overall MSHR misses 82911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4690699000 # number of ReadExReq MSHR miss cycles 83011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4690699000 # number of ReadExReq MSHR miss cycles 83111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 193386000 # number of ReadCleanReq MSHR miss cycles 83211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 193386000 # number of ReadCleanReq MSHR miss cycles 83311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 28102659500 # number of ReadSharedReq MSHR miss cycles 83411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 28102659500 # number of ReadSharedReq MSHR miss cycles 83511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 193386000 # number of demand (read+write) MSHR miss cycles 83611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 32793358500 # number of demand (read+write) MSHR miss cycles 83711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 32986744500 # number of demand (read+write) MSHR miss cycles 83811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 193386000 # number of overall MSHR miss cycles 83911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 32793358500 # number of overall MSHR miss cycles 84011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 32986744500 # number of overall MSHR miss cycles 84111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.953391 # mshr miss rate for ReadExReq accesses 84211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.953391 # mshr miss rate for ReadExReq accesses 84311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.096332 # mshr miss rate for ReadCleanReq accesses 84411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.096332 # mshr miss rate for ReadCleanReq accesses 84511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.312219 # mshr miss rate for ReadSharedReq accesses 84611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.312219 # mshr miss rate for ReadSharedReq accesses 84711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.096332 # mshr miss rate for demand accesses 84811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.369043 # mshr miss rate for demand accesses 84911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.360062 # mshr miss rate for demand accesses 85011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.096332 # mshr miss rate for overall accesses 85111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.369043 # mshr miss rate for overall accesses 85211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.360062 # mshr miss rate for overall accesses 85311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70973.339789 # average ReadExReq mshr miss latency 85411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70973.339789 # average ReadExReq mshr miss latency 85511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75364.770070 # average ReadCleanReq mshr miss latency 85611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 75364.770070 # average ReadCleanReq mshr miss latency 85711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 126262.662138 # average ReadSharedReq mshr miss latency 85811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 126262.662138 # average ReadSharedReq mshr miss latency 85911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 75364.770070 # average overall mshr miss latency 86011680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 113603.908004 # average overall mshr miss latency 86111680SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 113266.986574 # average overall mshr miss latency 86211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 75364.770070 # average overall mshr miss latency 86311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 113603.908004 # average overall mshr miss latency 86411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 113266.986574 # average overall mshr miss latency 86511570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 1611818 # Total number of requests made to the snoop filter. 86611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 803044 # Number of requests hitting in the snoop filter with a single holder of the requested data. 86711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 3234 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 86811606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 2036 # Total number of snoops made to the snoop filter. 86911606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 2021 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 87011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 15 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 87111680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 87211570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 739510 # Transaction distribution 87311606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 154786 # Transaction distribution 87411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 24885 # Transaction distribution 87511606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 882151 # Transaction distribution 87611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 69322 # Transaction distribution 87711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 69322 # Transaction distribution 87811570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 26637 # Transaction distribution 87911570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 712874 # Transaction distribution 88011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 78158 # Packet count per connected master and slave (bytes) 88111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2342492 # Packet count per connected master and slave (bytes) 88211570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 2420650 # Packet count per connected master and slave (bytes) 88311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3297344 # Cumulative packet size per connected master and slave (bytes) 88411606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55736576 # Cumulative packet size per connected master and slave (bytes) 88511606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.pkt_size::total 59033920 # Cumulative packet size per connected master and slave (bytes) 88611606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoops 258837 # Total snoops (count) 88711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopTraffic 4230272 # Total snoop traffic (bytes) 88811606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 1067670 # Request fanout histogram 88911606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.005005 # Request fanout histogram 89011606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.070770 # Request fanout histogram 89111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 89211606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 1062341 99.50% 99.50% # Request fanout histogram 89311606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 5314 0.50% 100.00% # Request fanout histogram 89411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 15 0.00% 100.00% # Request fanout histogram 89511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 89611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 89711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 89811606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 1067670 # Request fanout histogram 89911606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 919482000 # Layer occupancy (ticks) 90011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) 90111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 39955996 # Layer occupancy (ticks) 90211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 90311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 1173306974 # Layer occupancy (ticks) 90411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) 90511606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_requests 548029 # Total number of requests made to the snoop filter. 90611606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_requests 256840 # Number of requests hitting in the snoop filter with a single holder of the requested data. 90711606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 90811606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 90911606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 91011606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 91111680SCurtis.Dunham@arm.comsystem.membus.pwrStateResidencyTicks::UNDEFINED 525654485500 # Cumulative time (in ticks) in various power states 91211606Sandreas.sandberg@arm.comsystem.membus.trans_dist::ReadResp 225138 # Transaction distribution 91311507SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 66098 # Transaction distribution 91411606Sandreas.sandberg@arm.comsystem.membus.trans_dist::CleanEvict 190702 # Transaction distribution 91511507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 66091 # Transaction distribution 91611507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 66091 # Transaction distribution 91711606Sandreas.sandberg@arm.comsystem.membus.trans_dist::ReadSharedReq 225138 # Transaction distribution 91811606Sandreas.sandberg@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 839258 # Packet count per connected master and slave (bytes) 91911606Sandreas.sandberg@arm.comsystem.membus.pkt_count::total 839258 # Packet count per connected master and slave (bytes) 92011606Sandreas.sandberg@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22868928 # Cumulative packet size per connected master and slave (bytes) 92111606Sandreas.sandberg@arm.comsystem.membus.pkt_size::total 22868928 # Cumulative packet size per connected master and slave (bytes) 92211507SCurtis.Dunham@arm.comsystem.membus.snoops 0 # Total snoops (count) 92311570SCurtis.Dunham@arm.comsystem.membus.snoopTraffic 0 # Total snoop traffic (bytes) 92411606Sandreas.sandberg@arm.comsystem.membus.snoop_fanout::samples 291229 # Request fanout histogram 92511507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 92611507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 92711507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 92811606Sandreas.sandberg@arm.comsystem.membus.snoop_fanout::0 291229 100.00% 100.00% # Request fanout histogram 92911507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 93011507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 93111507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 93211507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 93311606Sandreas.sandberg@arm.comsystem.membus.snoop_fanout::total 291229 # Request fanout histogram 93411680SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 917205000 # Layer occupancy (ticks) 93511507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.utilization 0.2 # Layer utilization (%) 93611680SCurtis.Dunham@arm.comsystem.membus.respLayer1.occupancy 1553500250 # Layer occupancy (ticks) 93711507SCurtis.Dunham@arm.comsystem.membus.respLayer1.utilization 0.3 # Layer utilization (%) 93811507SCurtis.Dunham@arm.com 93911507SCurtis.Dunham@arm.com---------- End Simulation Statistics ---------- 940