stats.txt revision 11507
111507SCurtis.Dunham@arm.com 211507SCurtis.Dunham@arm.com---------- Begin Simulation Statistics ---------- 311507SCurtis.Dunham@arm.comsim_seconds 0.489946 # Number of seconds simulated 411507SCurtis.Dunham@arm.comsim_ticks 489945697500 # Number of ticks simulated 511507SCurtis.Dunham@arm.comfinal_tick 489945697500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 611507SCurtis.Dunham@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 711507SCurtis.Dunham@arm.comhost_inst_rate 152136 # Simulator instruction rate (inst/s) 811507SCurtis.Dunham@arm.comhost_op_rate 187299 # Simulator op (including micro ops) rate (op/s) 911507SCurtis.Dunham@arm.comhost_tick_rate 116346895 # Simulator tick rate (ticks/s) 1011507SCurtis.Dunham@arm.comhost_mem_usage 275904 # Number of bytes of host memory used 1111507SCurtis.Dunham@arm.comhost_seconds 4211.08 # Real time elapsed on the host 1211507SCurtis.Dunham@arm.comsim_insts 640655085 # Number of instructions simulated 1311507SCurtis.Dunham@arm.comsim_ops 788730744 # Number of ops (including micro ops) simulated 1411507SCurtis.Dunham@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1511507SCurtis.Dunham@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 163712 # Number of bytes read from this memory 1711507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.data 18473856 # Number of bytes read from this memory 1811507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 18637568 # Number of bytes read from this memory 1911507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 163712 # Number of instructions bytes read from this memory 2011507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 163712 # Number of instructions bytes read from this memory 2111507SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory 2211507SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 4230272 # Number of bytes written to this memory 2311507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 2558 # Number of read requests responded to by this memory 2411507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.data 288654 # Number of read requests responded to by this memory 2511507SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 291212 # Number of read requests responded to by this memory 2611507SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory 2711507SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 66098 # Number of write requests responded to by this memory 2811507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 334143 # Total read bandwidth from this memory (bytes/s) 2911507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 37705926 # Total read bandwidth from this memory (bytes/s) 3011507SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 38040069 # Total read bandwidth from this memory (bytes/s) 3111507SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 334143 # Instruction read bandwidth from this memory (bytes/s) 3211507SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 334143 # Instruction read bandwidth from this memory (bytes/s) 3311507SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 8634165 # Write bandwidth from this memory (bytes/s) 3411507SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 8634165 # Write bandwidth from this memory (bytes/s) 3511507SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 8634165 # Total bandwidth to/from this memory (bytes/s) 3611507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 334143 # Total bandwidth to/from this memory (bytes/s) 3711507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 37705926 # Total bandwidth to/from this memory (bytes/s) 3811507SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 46674234 # Total bandwidth to/from this memory (bytes/s) 3911507SCurtis.Dunham@arm.comsystem.physmem.readReqs 291212 # Number of read requests accepted 4011507SCurtis.Dunham@arm.comsystem.physmem.writeReqs 66098 # Number of write requests accepted 4111507SCurtis.Dunham@arm.comsystem.physmem.readBursts 291212 # Number of DRAM read bursts, including those serviced by the write queue 4211507SCurtis.Dunham@arm.comsystem.physmem.writeBursts 66098 # Number of DRAM write bursts, including those merged in the write queue 4311507SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 18617024 # Total number of bytes read from DRAM 4411507SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 20544 # Total number of bytes read from write queue 4511507SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 4228864 # Total number of bytes written to DRAM 4611507SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 18637568 # Total read bytes from the system interface side 4711507SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 4230272 # Total written bytes from the system interface side 4811507SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 321 # Number of DRAM read bursts serviced by the write queue 4911507SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 5011507SCurtis.Dunham@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 5111507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 18282 # Per bank write bursts 5211507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 18130 # Per bank write bursts 5311507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 18217 # Per bank write bursts 5411507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 18178 # Per bank write bursts 5511507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::4 18288 # Per bank write bursts 5611507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 18411 # Per bank write bursts 5711507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 18177 # Per bank write bursts 5811507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 17990 # Per bank write bursts 5911507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 18028 # Per bank write bursts 6011507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 18056 # Per bank write bursts 6111507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 18107 # Per bank write bursts 6211507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 18202 # Per bank write bursts 6311507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 18216 # Per bank write bursts 6411507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 18274 # Per bank write bursts 6511507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 18077 # Per bank write bursts 6611507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 18258 # Per bank write bursts 6711507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 4171 # Per bank write bursts 6811507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 4099 # Per bank write bursts 6911507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 4134 # Per bank write bursts 7011507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 4146 # Per bank write bursts 7111507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 4225 # Per bank write bursts 7211507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::5 4224 # Per bank write bursts 7311507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 4173 # Per bank write bursts 7411507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 4094 # Per bank write bursts 7511507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 4096 # Per bank write bursts 7611507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 4096 # Per bank write bursts 7711507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 4096 # Per bank write bursts 7811507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 4097 # Per bank write bursts 7911507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 4095 # Per bank write bursts 8011507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 4096 # Per bank write bursts 8111507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 4096 # Per bank write bursts 8211507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 4138 # Per bank write bursts 8311507SCurtis.Dunham@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 8411507SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8511507SCurtis.Dunham@arm.comsystem.physmem.totGap 489945603000 # Total gap between requests 8611507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 8711507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 8811507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 8911507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 9011507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 9111507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9211507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 291212 # Read request sizes (log2) 9311507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 9411507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 9511507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 9611507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 9711507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 9811507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 9911507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 66098 # Write request sizes (log2) 10011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 290509 # What read queue length does an incoming req see 10111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 369 # What read queue length does an incoming req see 10211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 13 # What read queue length does an incoming req see 10311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see 10411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see 10511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 10611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 10711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 10811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 10911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 11011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 11111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 11211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 11311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 11411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 11511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 11611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 11711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 11811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 11911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 12011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 12111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 12211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 12311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 12411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 12511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 12611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 12711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 12811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 12911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 13011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 13111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 13511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 13611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 13711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 13811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 13911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 14511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 14611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 14711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 903 # What write queue length does an incoming req see 14811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 903 # What write queue length does an incoming req see 14911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::17 4014 # What write queue length does an incoming req see 15011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 4018 # What write queue length does an incoming req see 15111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 4018 # What write queue length does an incoming req see 15211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 4018 # What write queue length does an incoming req see 15311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 4018 # What write queue length does an incoming req see 15411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 4017 # What write queue length does an incoming req see 15511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 4017 # What write queue length does an incoming req see 15611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 4017 # What write queue length does an incoming req see 15711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 4017 # What write queue length does an incoming req see 15811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 4017 # What write queue length does an incoming req see 15911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 4017 # What write queue length does an incoming req see 16011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 4017 # What write queue length does an incoming req see 16111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 4019 # What write queue length does an incoming req see 16211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 4019 # What write queue length does an incoming req see 16311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 4017 # What write queue length does an incoming req see 16411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 4017 # What write queue length does an incoming req see 16511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 16611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 16711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 16811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 16911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 17011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 17111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 17211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 17311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 17411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 17511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 17611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 17711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 17811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 17911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 18011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 18111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 18211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 18611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 18911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 19611507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 110179 # Bytes accessed per row activation 19711507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 207.337369 # Bytes accessed per row activation 19811507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 135.107709 # Bytes accessed per row activation 19911507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 257.005441 # Bytes accessed per row activation 20011507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 44928 40.78% 40.78% # Bytes accessed per row activation 20111507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 43473 39.46% 80.23% # Bytes accessed per row activation 20211507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 9308 8.45% 88.68% # Bytes accessed per row activation 20311507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 1919 1.74% 90.42% # Bytes accessed per row activation 20411507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 694 0.63% 91.05% # Bytes accessed per row activation 20511507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 753 0.68% 91.74% # Bytes accessed per row activation 20611507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 467 0.42% 92.16% # Bytes accessed per row activation 20711507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 575 0.52% 92.68% # Bytes accessed per row activation 20811507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 8062 7.32% 100.00% # Bytes accessed per row activation 20911507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 110179 # Bytes accessed per row activation 21011507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::samples 4017 # Reads before turning the bus around for writes 21111507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::mean 48.520538 # Reads before turning the bus around for writes 21211507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::gmean 34.272045 # Reads before turning the bus around for writes 21311507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::stdev 506.481387 # Reads before turning the bus around for writes 21411507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::0-1023 4015 99.95% 99.95% # Reads before turning the bus around for writes 21511507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes 21611507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::31744-32767 1 0.02% 100.00% # Reads before turning the bus around for writes 21711507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::total 4017 # Reads before turning the bus around for writes 21811507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::samples 4017 # Writes before turning the bus around for reads 21911507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::mean 16.449091 # Writes before turning the bus around for reads 22011507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::gmean 16.428808 # Writes before turning the bus around for reads 22111507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::stdev 0.834669 # Writes before turning the bus around for reads 22211507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::16 3115 77.55% 77.55% # Writes before turning the bus around for reads 22311507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::18 902 22.45% 100.00% # Writes before turning the bus around for reads 22411507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::total 4017 # Writes before turning the bus around for reads 22511507SCurtis.Dunham@arm.comsystem.physmem.totQLat 3297540750 # Total ticks spent queuing 22611507SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 8751747000 # Total ticks spent from burst creation until serviced by the DRAM 22711507SCurtis.Dunham@arm.comsystem.physmem.totBusLat 1454455000 # Total ticks spent in databus transfers 22811507SCurtis.Dunham@arm.comsystem.physmem.avgQLat 11336.00 # Average queueing delay per DRAM burst 22911507SCurtis.Dunham@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 23011507SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 30086.00 # Average memory access latency per DRAM burst 23111507SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 38.00 # Average DRAM read bandwidth in MiByte/s 23211507SCurtis.Dunham@arm.comsystem.physmem.avgWrBW 8.63 # Average achieved write bandwidth in MiByte/s 23311507SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 38.04 # Average system read bandwidth in MiByte/s 23411507SCurtis.Dunham@arm.comsystem.physmem.avgWrBWSys 8.63 # Average system write bandwidth in MiByte/s 23511507SCurtis.Dunham@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 23611507SCurtis.Dunham@arm.comsystem.physmem.busUtil 0.36 # Data bus utilization in percentage 23711507SCurtis.Dunham@arm.comsystem.physmem.busUtilRead 0.30 # Data bus utilization in percentage for reads 23811507SCurtis.Dunham@arm.comsystem.physmem.busUtilWrite 0.07 # Data bus utilization in percentage for writes 23911507SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing 24011507SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 22.85 # Average write queue length when enqueuing 24111507SCurtis.Dunham@arm.comsystem.physmem.readRowHits 195161 # Number of row buffer hits during reads 24211507SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 51618 # Number of row buffer hits during writes 24311507SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 67.09 # Row buffer hit rate for reads 24411507SCurtis.Dunham@arm.comsystem.physmem.writeRowHitRate 78.09 # Row buffer hit rate for writes 24511507SCurtis.Dunham@arm.comsystem.physmem.avgGap 1371205.96 # Average gap between requests 24611507SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 69.13 # Row buffer hit rate, read and write combined 24711507SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 417417840 # Energy for activate commands per rank (pJ) 24811507SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 227757750 # Energy for precharge commands per rank (pJ) 24911507SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 1136210400 # Energy for read commands per rank (pJ) 25011507SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 215563680 # Energy for write commands per rank (pJ) 25111507SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 32000629440 # Energy for refresh commands per rank (pJ) 25211507SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 104435392590 # Energy for active background per rank (pJ) 25311507SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 202355359500 # Energy for precharge background per rank (pJ) 25411507SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 340788331200 # Total energy per rank (pJ) 25511507SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 695.568361 # Core power per rank (mW) 25611507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 335944764000 # Time in different power states 25711507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 16360240000 # Time in different power states 25811507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 25911507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 137638069000 # Time in different power states 26011507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 26111507SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 415474920 # Energy for activate commands per rank (pJ) 26211507SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 226697625 # Energy for precharge commands per rank (pJ) 26311507SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 1132396200 # Energy for read commands per rank (pJ) 26411507SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 212608800 # Energy for write commands per rank (pJ) 26511507SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 32000629440 # Energy for refresh commands per rank (pJ) 26611507SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 104010891930 # Energy for active background per rank (pJ) 26711507SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 202727728500 # Energy for precharge background per rank (pJ) 26811507SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 340726427415 # Total energy per rank (pJ) 26911507SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 695.442012 # Core power per rank (mW) 27011507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 336564996750 # Time in different power states 27111507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 16360240000 # Time in different power states 27211507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 27311507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 137017032000 # Time in different power states 27411507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 27511507SCurtis.Dunham@arm.comsystem.cpu.branchPred.lookups 144591747 # Number of BP lookups 27611507SCurtis.Dunham@arm.comsystem.cpu.branchPred.condPredicted 96197702 # Number of conditional branches predicted 27711507SCurtis.Dunham@arm.comsystem.cpu.branchPred.condIncorrect 97552 # Number of conditional branches incorrect 27811507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBLookups 81370677 # Number of BTB lookups 27911507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHits 61978792 # Number of BTB hits 28011507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 28111507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHitPct 76.168461 # BTB Hit Percentage 28211507SCurtis.Dunham@arm.comsystem.cpu.branchPred.usedRAS 19276085 # Number of times the RAS was used to get a target. 28311507SCurtis.Dunham@arm.comsystem.cpu.branchPred.RASInCorrect 1317 # Number of incorrect RAS predictions. 28411507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectLookups 15994685 # Number of indirect predictor lookups. 28511507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectHits 15989167 # Number of indirect target hits. 28611507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectMisses 5518 # Number of indirect misses. 28711507SCurtis.Dunham@arm.comsystem.cpu.branchPredindirectMispredicted 8032 # Number of mispredicted indirect branches. 28811507SCurtis.Dunham@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 28911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 29011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 29111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 29211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 29311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 29411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 29511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 29611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 29711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 29811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 29911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 30011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 30111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 30211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 30311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 30411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 30511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 30611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 30711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 30811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 30911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 31011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 31111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 31211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 31311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 31411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 31511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 31611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 31711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 31811507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 31911507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 32011507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 32111507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 32211507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 32311507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 32411507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 32511507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 32611507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 32711507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 32811507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 32911507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 33011507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 33111507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 33211507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 33311507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 33411507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 33511507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 33611507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 33711507SCurtis.Dunham@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 33811507SCurtis.Dunham@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 33911507SCurtis.Dunham@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 34011507SCurtis.Dunham@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 34111507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 34211507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 34311507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 34411507SCurtis.Dunham@arm.comsystem.cpu.dtb.hits 0 # DTB hits 34511507SCurtis.Dunham@arm.comsystem.cpu.dtb.misses 0 # DTB misses 34611507SCurtis.Dunham@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 34711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 34811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 34911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 35011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 35111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 35211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 35311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 35411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 35511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 35611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 35711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 35811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 35911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 36011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 36111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 36211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 36311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 36411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 36511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 36611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 36711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 36811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 36911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 37011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 37111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 37211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 37311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 37411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 37511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 37611507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 37711507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 37811507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 37911507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 38011507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 38111507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 38211507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 38311507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 38411507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 38511507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 38611507SCurtis.Dunham@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 38711507SCurtis.Dunham@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 38811507SCurtis.Dunham@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 38911507SCurtis.Dunham@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 39011507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 39111507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 39211507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 39311507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 39411507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 39511507SCurtis.Dunham@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 39611507SCurtis.Dunham@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 39711507SCurtis.Dunham@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 39811507SCurtis.Dunham@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 39911507SCurtis.Dunham@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 40011507SCurtis.Dunham@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 40111507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 40211507SCurtis.Dunham@arm.comsystem.cpu.itb.hits 0 # DTB hits 40311507SCurtis.Dunham@arm.comsystem.cpu.itb.misses 0 # DTB misses 40411507SCurtis.Dunham@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 40511507SCurtis.Dunham@arm.comsystem.cpu.workload.num_syscalls 673 # Number of system calls 40611507SCurtis.Dunham@arm.comsystem.cpu.numCycles 979891395 # number of cpu cycles simulated 40711507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 40811507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 40911507SCurtis.Dunham@arm.comsystem.cpu.committedInsts 640655085 # Number of instructions committed 41011507SCurtis.Dunham@arm.comsystem.cpu.committedOps 788730744 # Number of ops (including micro ops) committed 41111507SCurtis.Dunham@arm.comsystem.cpu.discardedOps 6653282 # Number of ops (including micro ops) which were discarded before commit 41211507SCurtis.Dunham@arm.comsystem.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching 41311507SCurtis.Dunham@arm.comsystem.cpu.cpi 1.529515 # CPI: cycles per instruction 41411507SCurtis.Dunham@arm.comsystem.cpu.ipc 0.653802 # IPC: instructions per cycle 41511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 41611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntAlu 385757467 48.91% 48.91% # Class of committed instruction 41711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntMult 5173441 0.66% 49.56% # Class of committed instruction 41811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntDiv 0 0.00% 49.56% # Class of committed instruction 41911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatAdd 0 0.00% 49.56% # Class of committed instruction 42011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatCmp 0 0.00% 49.56% # Class of committed instruction 42111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatCvt 0 0.00% 49.56% # Class of committed instruction 42211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatMult 0 0.00% 49.56% # Class of committed instruction 42311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatDiv 0 0.00% 49.56% # Class of committed instruction 42411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatSqrt 0 0.00% 49.56% # Class of committed instruction 42511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAdd 0 0.00% 49.56% # Class of committed instruction 42611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAddAcc 0 0.00% 49.56% # Class of committed instruction 42711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAlu 0 0.00% 49.56% # Class of committed instruction 42811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdCmp 0 0.00% 49.56% # Class of committed instruction 42911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdCvt 0 0.00% 49.56% # Class of committed instruction 43011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMisc 0 0.00% 49.56% # Class of committed instruction 43111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMult 0 0.00% 49.56% # Class of committed instruction 43211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMultAcc 0 0.00% 49.56% # Class of committed instruction 43311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdShift 0 0.00% 49.56% # Class of committed instruction 43411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdShiftAcc 0 0.00% 49.56% # Class of committed instruction 43511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdSqrt 0 0.00% 49.56% # Class of committed instruction 43611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatAdd 637528 0.08% 49.65% # Class of committed instruction 43711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatAlu 0 0.00% 49.65% # Class of committed instruction 43811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatCmp 3187668 0.40% 50.05% # Class of committed instruction 43911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatCvt 2550131 0.32% 50.37% # Class of committed instruction 44011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatDiv 0 0.00% 50.37% # Class of committed instruction 44111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMisc 10203074 1.29% 51.67% # Class of committed instruction 44211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMult 0 0.00% 51.67% # Class of committed instruction 44311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 51.67% # Class of committed instruction 44411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatSqrt 0 0.00% 51.67% # Class of committed instruction 44511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::MemRead 252240938 31.98% 83.65% # Class of committed instruction 44611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::MemWrite 128980497 16.35% 100.00% # Class of committed instruction 44711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 44811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 44911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::total 788730744 # Class of committed instruction 45011507SCurtis.Dunham@arm.comsystem.cpu.tickCycles 924243701 # Number of cycles that the object actually ticked 45111507SCurtis.Dunham@arm.comsystem.cpu.idleCycles 55647694 # Total number of cycles that the object has spent stopped 45211507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.replacements 778302 # number of replacements 45311507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tagsinuse 4092.104499 # Cycle average of tags in use 45411507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 378448234 # Total number of references to valid blocks. 45511507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.sampled_refs 782398 # Sample count of references to valid blocks. 45611507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 483.702967 # Average number of references to valid blocks. 45711507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.warmup_cycle 792959500 # Cycle when the warmup percentage was hit. 45811507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 4092.104499 # Average occupied blocks per requestor 45911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999049 # Average percentage of cache occupancy 46011507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999049 # Average percentage of cache occupancy 46111507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 46211507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 31 # Occupied blocks per task id 46311507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 182 # Occupied blocks per task id 46411507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 971 # Occupied blocks per task id 46511507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::3 1499 # Occupied blocks per task id 46611507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::4 1413 # Occupied blocks per task id 46711507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 46811507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 759382252 # Number of tag accesses 46911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 759382252 # Number of data accesses 47011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 249619506 # number of ReadReq hits 47111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 249619506 # number of ReadReq hits 47211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 128813766 # number of WriteReq hits 47311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::total 128813766 # number of WriteReq hits 47411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 3484 # number of SoftPFReq hits 47511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 3484 # number of SoftPFReq hits 47611507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 5739 # number of LoadLockedReq hits 47711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 5739 # number of LoadLockedReq hits 47811507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 5739 # number of StoreCondReq hits 47911507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 5739 # number of StoreCondReq hits 48011507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 378433272 # number of demand (read+write) hits 48111507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 378433272 # number of demand (read+write) hits 48211507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 378436756 # number of overall hits 48311507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 378436756 # number of overall hits 48411507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 713841 # number of ReadReq misses 48511507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 713841 # number of ReadReq misses 48611507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 137711 # number of WriteReq misses 48711507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::total 137711 # number of WriteReq misses 48811507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 141 # number of SoftPFReq misses 48911507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 141 # number of SoftPFReq misses 49011507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 851552 # number of demand (read+write) misses 49111507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 851552 # number of demand (read+write) misses 49211507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 851693 # number of overall misses 49311507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 851693 # number of overall misses 49411507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 25188260500 # number of ReadReq miss cycles 49511507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 25188260500 # number of ReadReq miss cycles 49611507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 10109820000 # number of WriteReq miss cycles 49711507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 10109820000 # number of WriteReq miss cycles 49811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 35298080500 # number of demand (read+write) miss cycles 49911507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 35298080500 # number of demand (read+write) miss cycles 50011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 35298080500 # number of overall miss cycles 50111507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 35298080500 # number of overall miss cycles 50211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 250333347 # number of ReadReq accesses(hits+misses) 50311507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 250333347 # number of ReadReq accesses(hits+misses) 50411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 128951477 # number of WriteReq accesses(hits+misses) 50511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::total 128951477 # number of WriteReq accesses(hits+misses) 50611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 3625 # number of SoftPFReq accesses(hits+misses) 50711507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 3625 # number of SoftPFReq accesses(hits+misses) 50811507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 5739 # number of LoadLockedReq accesses(hits+misses) 50911507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 5739 # number of LoadLockedReq accesses(hits+misses) 51011507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 5739 # number of StoreCondReq accesses(hits+misses) 51111507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 5739 # number of StoreCondReq accesses(hits+misses) 51211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 379284824 # number of demand (read+write) accesses 51311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 379284824 # number of demand (read+write) accesses 51411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 379288449 # number of overall (read+write) accesses 51511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 379288449 # number of overall (read+write) accesses 51611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002852 # miss rate for ReadReq accesses 51711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.002852 # miss rate for ReadReq accesses 51811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001068 # miss rate for WriteReq accesses 51911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.001068 # miss rate for WriteReq accesses 52011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.038897 # miss rate for SoftPFReq accesses 52111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.038897 # miss rate for SoftPFReq accesses 52211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.002245 # miss rate for demand accesses 52311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.002245 # miss rate for demand accesses 52411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.002246 # miss rate for overall accesses 52511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.002246 # miss rate for overall accesses 52611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35285.533473 # average ReadReq miss latency 52711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 35285.533473 # average ReadReq miss latency 52811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73413.307579 # average WriteReq miss latency 52911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 73413.307579 # average WriteReq miss latency 53011507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 41451.468025 # average overall miss latency 53111507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 41451.468025 # average overall miss latency 53211507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 41444.605627 # average overall miss latency 53311507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 41444.605627 # average overall miss latency 53411507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 53511507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 53611507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 53711507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 53811507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 53911507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 54011507SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::writebacks 88712 # number of writebacks 54111507SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::total 88712 # number of writebacks 54211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 904 # number of ReadReq MSHR hits 54311507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 904 # number of ReadReq MSHR hits 54411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 68389 # number of WriteReq MSHR hits 54511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 68389 # number of WriteReq MSHR hits 54611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 69293 # number of demand (read+write) MSHR hits 54711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::total 69293 # number of demand (read+write) MSHR hits 54811507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 69293 # number of overall MSHR hits 54911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::total 69293 # number of overall MSHR hits 55011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 712937 # number of ReadReq MSHR misses 55111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 712937 # number of ReadReq MSHR misses 55211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 69322 # number of WriteReq MSHR misses 55311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 69322 # number of WriteReq MSHR misses 55411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 139 # number of SoftPFReq MSHR misses 55511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 139 # number of SoftPFReq MSHR misses 55611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 782259 # number of demand (read+write) MSHR misses 55711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::total 782259 # number of demand (read+write) MSHR misses 55811507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 782398 # number of overall MSHR misses 55911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::total 782398 # number of overall MSHR misses 56011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24459771500 # number of ReadReq MSHR miss cycles 56111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 24459771500 # number of ReadReq MSHR miss cycles 56211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5070040000 # number of WriteReq MSHR miss cycles 56311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 5070040000 # number of WriteReq MSHR miss cycles 56411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1788000 # number of SoftPFReq MSHR miss cycles 56511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1788000 # number of SoftPFReq MSHR miss cycles 56611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 29529811500 # number of demand (read+write) MSHR miss cycles 56711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 29529811500 # number of demand (read+write) MSHR miss cycles 56811507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 29531599500 # number of overall MSHR miss cycles 56911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 29531599500 # number of overall MSHR miss cycles 57011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002848 # mshr miss rate for ReadReq accesses 57111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002848 # mshr miss rate for ReadReq accesses 57211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000538 # mshr miss rate for WriteReq accesses 57311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000538 # mshr miss rate for WriteReq accesses 57411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.038345 # mshr miss rate for SoftPFReq accesses 57511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.038345 # mshr miss rate for SoftPFReq accesses 57611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002062 # mshr miss rate for demand accesses 57711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.002062 # mshr miss rate for demand accesses 57811507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002063 # mshr miss rate for overall accesses 57911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.002063 # mshr miss rate for overall accesses 58011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34308.461337 # average ReadReq mshr miss latency 58111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34308.461337 # average ReadReq mshr miss latency 58211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73137.532097 # average WriteReq mshr miss latency 58311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73137.532097 # average WriteReq mshr miss latency 58411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12863.309353 # average SoftPFReq mshr miss latency 58511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12863.309353 # average SoftPFReq mshr miss latency 58611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37749.404609 # average overall mshr miss latency 58711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 37749.404609 # average overall mshr miss latency 58811507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37744.983372 # average overall mshr miss latency 58911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 37744.983372 # average overall mshr miss latency 59011507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.replacements 24859 # number of replacements 59111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 1712.892625 # Cycle average of tags in use 59211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.total_refs 252585994 # Total number of references to valid blocks. 59311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 26612 # Sample count of references to valid blocks. 59411507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.avg_refs 9491.432211 # Average number of references to valid blocks. 59511507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 59611507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 1712.892625 # Average occupied blocks per requestor 59711507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.836373 # Average percentage of cache occupancy 59811507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::total 0.836373 # Average percentage of cache occupancy 59911507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 1753 # Occupied blocks per task id 60011507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id 60111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 100 # Occupied blocks per task id 60211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 1599 # Occupied blocks per task id 60311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.855957 # Percentage of cache occupancy per task id 60411507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tag_accesses 505251826 # Number of tag accesses 60511507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.data_accesses 505251826 # Number of data accesses 60611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 252585994 # number of ReadReq hits 60711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::total 252585994 # number of ReadReq hits 60811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::cpu.inst 252585994 # number of demand (read+write) hits 60911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::total 252585994 # number of demand (read+write) hits 61011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::cpu.inst 252585994 # number of overall hits 61111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::total 252585994 # number of overall hits 61211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 26613 # number of ReadReq misses 61311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 26613 # number of ReadReq misses 61411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 26613 # number of demand (read+write) misses 61511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 26613 # number of demand (read+write) misses 61611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 26613 # number of overall misses 61711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 26613 # number of overall misses 61811507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 516729500 # number of ReadReq miss cycles 61911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 516729500 # number of ReadReq miss cycles 62011507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 516729500 # number of demand (read+write) miss cycles 62111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 516729500 # number of demand (read+write) miss cycles 62211507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 516729500 # number of overall miss cycles 62311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 516729500 # number of overall miss cycles 62411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 252612607 # number of ReadReq accesses(hits+misses) 62511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::total 252612607 # number of ReadReq accesses(hits+misses) 62611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 252612607 # number of demand (read+write) accesses 62711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::total 252612607 # number of demand (read+write) accesses 62811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 252612607 # number of overall (read+write) accesses 62911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::total 252612607 # number of overall (read+write) accesses 63011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000105 # miss rate for ReadReq accesses 63111507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.000105 # miss rate for ReadReq accesses 63211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.000105 # miss rate for demand accesses 63311507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::total 0.000105 # miss rate for demand accesses 63411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.000105 # miss rate for overall accesses 63511507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::total 0.000105 # miss rate for overall accesses 63611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19416.431819 # average ReadReq miss latency 63711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 19416.431819 # average ReadReq miss latency 63811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 19416.431819 # average overall miss latency 63911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 19416.431819 # average overall miss latency 64011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 19416.431819 # average overall miss latency 64111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 19416.431819 # average overall miss latency 64211507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 64311507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 64411507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 64511507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 64611507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 64711507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 64811507SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::writebacks 24859 # number of writebacks 64911507SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::total 24859 # number of writebacks 65011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 26613 # number of ReadReq MSHR misses 65111507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 26613 # number of ReadReq MSHR misses 65211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 26613 # number of demand (read+write) MSHR misses 65311507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 26613 # number of demand (read+write) MSHR misses 65411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 26613 # number of overall MSHR misses 65511507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 26613 # number of overall MSHR misses 65611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 490117500 # number of ReadReq MSHR miss cycles 65711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 490117500 # number of ReadReq MSHR miss cycles 65811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 490117500 # number of demand (read+write) MSHR miss cycles 65911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 490117500 # number of demand (read+write) MSHR miss cycles 66011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 490117500 # number of overall MSHR miss cycles 66111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 490117500 # number of overall MSHR miss cycles 66211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000105 # mshr miss rate for ReadReq accesses 66311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.000105 # mshr miss rate for ReadReq accesses 66411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000105 # mshr miss rate for demand accesses 66511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.000105 # mshr miss rate for demand accesses 66611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000105 # mshr miss rate for overall accesses 66711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.000105 # mshr miss rate for overall accesses 66811507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18416.469395 # average ReadReq mshr miss latency 66911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18416.469395 # average ReadReq mshr miss latency 67011507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18416.469395 # average overall mshr miss latency 67111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 18416.469395 # average overall mshr miss latency 67211507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18416.469395 # average overall mshr miss latency 67311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 18416.469395 # average overall mshr miss latency 67411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.replacements 258808 # number of replacements 67511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tagsinuse 32560.749490 # Cycle average of tags in use 67611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.total_refs 1247790 # Total number of references to valid blocks. 67711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.sampled_refs 291552 # Sample count of references to valid blocks. 67811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.avg_refs 4.279820 # Average number of references to valid blocks. 67911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 68011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 2632.544658 # Average occupied blocks per requestor 68111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 88.421700 # Average occupied blocks per requestor 68211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 29839.783132 # Average occupied blocks per requestor 68311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.080339 # Average percentage of cache occupancy 68411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.002698 # Average percentage of cache occupancy 68511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.910638 # Average percentage of cache occupancy 68611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.993675 # Average percentage of cache occupancy 68711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 32744 # Occupied blocks per task id 68811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 118 # Occupied blocks per task id 68911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id 69011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 326 # Occupied blocks per task id 69111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 3136 # Occupied blocks per task id 69211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 28951 # Occupied blocks per task id 69311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.999268 # Percentage of cache occupancy per task id 69411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tag_accesses 13231738 # Number of tag accesses 69511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.data_accesses 13231738 # Number of data accesses 69611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 88712 # number of WritebackDirty hits 69711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 88712 # number of WritebackDirty hits 69811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 23528 # number of WritebackClean hits 69911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 23528 # number of WritebackClean hits 70011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 3231 # number of ReadExReq hits 70111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 3231 # number of ReadExReq hits 70211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 24049 # number of ReadCleanReq hits 70311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 24049 # number of ReadCleanReq hits 70411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 490486 # number of ReadSharedReq hits 70511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 490486 # number of ReadSharedReq hits 70611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 24049 # number of demand (read+write) hits 70711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 493717 # number of demand (read+write) hits 70811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::total 517766 # number of demand (read+write) hits 70911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 24049 # number of overall hits 71011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 493717 # number of overall hits 71111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::total 517766 # number of overall hits 71211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 66091 # number of ReadExReq misses 71311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 66091 # number of ReadExReq misses 71411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2564 # number of ReadCleanReq misses 71511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 2564 # number of ReadCleanReq misses 71611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 222590 # number of ReadSharedReq misses 71711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 222590 # number of ReadSharedReq misses 71811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 2564 # number of demand (read+write) misses 71911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 288681 # number of demand (read+write) misses 72011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::total 291245 # number of demand (read+write) misses 72111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 2564 # number of overall misses 72211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 288681 # number of overall misses 72311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::total 291245 # number of overall misses 72411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4932129000 # number of ReadExReq miss cycles 72511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 4932129000 # number of ReadExReq miss cycles 72611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 196405000 # number of ReadCleanReq miss cycles 72711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 196405000 # number of ReadCleanReq miss cycles 72811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 18239788500 # number of ReadSharedReq miss cycles 72911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 18239788500 # number of ReadSharedReq miss cycles 73011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 196405000 # number of demand (read+write) miss cycles 73111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 23171917500 # number of demand (read+write) miss cycles 73211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::total 23368322500 # number of demand (read+write) miss cycles 73311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 196405000 # number of overall miss cycles 73411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 23171917500 # number of overall miss cycles 73511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::total 23368322500 # number of overall miss cycles 73611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 88712 # number of WritebackDirty accesses(hits+misses) 73711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 88712 # number of WritebackDirty accesses(hits+misses) 73811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 23528 # number of WritebackClean accesses(hits+misses) 73911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 23528 # number of WritebackClean accesses(hits+misses) 74011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 69322 # number of ReadExReq accesses(hits+misses) 74111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 69322 # number of ReadExReq accesses(hits+misses) 74211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 26613 # number of ReadCleanReq accesses(hits+misses) 74311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 26613 # number of ReadCleanReq accesses(hits+misses) 74411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 713076 # number of ReadSharedReq accesses(hits+misses) 74511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 713076 # number of ReadSharedReq accesses(hits+misses) 74611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 26613 # number of demand (read+write) accesses 74711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 782398 # number of demand (read+write) accesses 74811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 809011 # number of demand (read+write) accesses 74911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 26613 # number of overall (read+write) accesses 75011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 782398 # number of overall (read+write) accesses 75111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 809011 # number of overall (read+write) accesses 75211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.953391 # miss rate for ReadExReq accesses 75311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.953391 # miss rate for ReadExReq accesses 75411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.096344 # miss rate for ReadCleanReq accesses 75511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.096344 # miss rate for ReadCleanReq accesses 75611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.312155 # miss rate for ReadSharedReq accesses 75711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.312155 # miss rate for ReadSharedReq accesses 75811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.096344 # miss rate for demand accesses 75911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.368970 # miss rate for demand accesses 76011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.360001 # miss rate for demand accesses 76111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.096344 # miss rate for overall accesses 76211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.368970 # miss rate for overall accesses 76311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.360001 # miss rate for overall accesses 76411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74626.333389 # average ReadExReq miss latency 76511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 74626.333389 # average ReadExReq miss latency 76611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76601.014041 # average ReadCleanReq miss latency 76711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76601.014041 # average ReadCleanReq miss latency 76811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81943.431870 # average ReadSharedReq miss latency 76911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81943.431870 # average ReadSharedReq miss latency 77011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76601.014041 # average overall miss latency 77111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 80268.245919 # average overall miss latency 77211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 80235.961132 # average overall miss latency 77311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76601.014041 # average overall miss latency 77411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 80268.245919 # average overall miss latency 77511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 80235.961132 # average overall miss latency 77611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 77711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 77811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 77911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 78011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 78111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 78211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::writebacks 66098 # number of writebacks 78311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::total 66098 # number of writebacks 78411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 5 # number of ReadCleanReq MSHR hits 78511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::total 5 # number of ReadCleanReq MSHR hits 78611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 27 # number of ReadSharedReq MSHR hits 78711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 27 # number of ReadSharedReq MSHR hits 78811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits 78911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 27 # number of demand (read+write) MSHR hits 79011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 32 # number of demand (read+write) MSHR hits 79111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits 79211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 27 # number of overall MSHR hits 79311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 32 # number of overall MSHR hits 79411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66091 # number of ReadExReq MSHR misses 79511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 66091 # number of ReadExReq MSHR misses 79611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2559 # number of ReadCleanReq MSHR misses 79711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 2559 # number of ReadCleanReq MSHR misses 79811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 222563 # number of ReadSharedReq MSHR misses 79911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 222563 # number of ReadSharedReq MSHR misses 80011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 2559 # number of demand (read+write) MSHR misses 80111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 288654 # number of demand (read+write) MSHR misses 80211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 291213 # number of demand (read+write) MSHR misses 80311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 2559 # number of overall MSHR misses 80411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 288654 # number of overall MSHR misses 80511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 291213 # number of overall MSHR misses 80611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4271219000 # number of ReadExReq MSHR miss cycles 80711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4271219000 # number of ReadExReq MSHR miss cycles 80811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 170500500 # number of ReadCleanReq MSHR miss cycles 80911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 170500500 # number of ReadCleanReq MSHR miss cycles 81011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 16012410500 # number of ReadSharedReq MSHR miss cycles 81111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 16012410500 # number of ReadSharedReq MSHR miss cycles 81211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 170500500 # number of demand (read+write) MSHR miss cycles 81311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 20283629500 # number of demand (read+write) MSHR miss cycles 81411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 20454130000 # number of demand (read+write) MSHR miss cycles 81511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 170500500 # number of overall MSHR miss cycles 81611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 20283629500 # number of overall MSHR miss cycles 81711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 20454130000 # number of overall MSHR miss cycles 81811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.953391 # mshr miss rate for ReadExReq accesses 81911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.953391 # mshr miss rate for ReadExReq accesses 82011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.096156 # mshr miss rate for ReadCleanReq accesses 82111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.096156 # mshr miss rate for ReadCleanReq accesses 82211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.312117 # mshr miss rate for ReadSharedReq accesses 82311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.312117 # mshr miss rate for ReadSharedReq accesses 82411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.096156 # mshr miss rate for demand accesses 82511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.368935 # mshr miss rate for demand accesses 82611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.359962 # mshr miss rate for demand accesses 82711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.096156 # mshr miss rate for overall accesses 82811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.368935 # mshr miss rate for overall accesses 82911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.359962 # mshr miss rate for overall accesses 83011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64626.333389 # average ReadExReq mshr miss latency 83111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64626.333389 # average ReadExReq mshr miss latency 83211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66627.784291 # average ReadCleanReq mshr miss latency 83311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66627.784291 # average ReadCleanReq mshr miss latency 83411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71945.518797 # average ReadSharedReq mshr miss latency 83511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71945.518797 # average ReadSharedReq mshr miss latency 83611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66627.784291 # average overall mshr miss latency 83711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 70269.698324 # average overall mshr miss latency 83811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 70237.695433 # average overall mshr miss latency 83911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66627.784291 # average overall mshr miss latency 84011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 70269.698324 # average overall mshr miss latency 84111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 70237.695433 # average overall mshr miss latency 84211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 1612172 # Total number of requests made to the snoop filter. 84311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 803221 # Number of requests hitting in the snoop filter with a single holder of the requested data. 84411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 3314 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 84511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 2027 # Total number of snoops made to the snoop filter. 84611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 2012 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 84711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 15 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 84811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 739688 # Transaction distribution 84911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 154810 # Transaction distribution 85011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 24859 # Transaction distribution 85111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 882300 # Transaction distribution 85211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 69322 # Transaction distribution 85311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 69322 # Transaction distribution 85411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 26613 # Transaction distribution 85511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 713076 # Transaction distribution 85611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 78084 # Packet count per connected master and slave (bytes) 85711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2343098 # Packet count per connected master and slave (bytes) 85811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 2421182 # Packet count per connected master and slave (bytes) 85911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3294144 # Cumulative packet size per connected master and slave (bytes) 86011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55751040 # Cumulative packet size per connected master and slave (bytes) 86111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size::total 59045184 # Cumulative packet size per connected master and slave (bytes) 86211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoops 258808 # Total snoops (count) 86311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 1067819 # Request fanout histogram 86411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.005072 # Request fanout histogram 86511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.071235 # Request fanout histogram 86611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 86711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 1062418 99.49% 99.49% # Request fanout histogram 86811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 5386 0.50% 100.00% # Request fanout histogram 86911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 15 0.00% 100.00% # Request fanout histogram 87011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 87111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 87211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 87311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 1067819 # Request fanout histogram 87411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 919657000 # Layer occupancy (ticks) 87511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) 87611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 39920495 # Layer occupancy (ticks) 87711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 87811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 1173610473 # Layer occupancy (ticks) 87911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) 88011507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 225121 # Transaction distribution 88111507SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 66098 # Transaction distribution 88211507SCurtis.Dunham@arm.comsystem.membus.trans_dist::CleanEvict 190682 # Transaction distribution 88311507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 66091 # Transaction distribution 88411507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 66091 # Transaction distribution 88511507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 225121 # Transaction distribution 88611507SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 839204 # Packet count per connected master and slave (bytes) 88711507SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 839204 # Packet count per connected master and slave (bytes) 88811507SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22867840 # Cumulative packet size per connected master and slave (bytes) 88911507SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 22867840 # Cumulative packet size per connected master and slave (bytes) 89011507SCurtis.Dunham@arm.comsystem.membus.snoops 0 # Total snoops (count) 89111507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 547992 # Request fanout histogram 89211507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 89311507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 89411507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 89511507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 547992 100.00% 100.00% # Request fanout histogram 89611507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 89711507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 89811507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 89911507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 90011507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 547992 # Request fanout histogram 90111507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 916865000 # Layer occupancy (ticks) 90211507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.utilization 0.2 # Layer utilization (%) 90311507SCurtis.Dunham@arm.comsystem.membus.respLayer1.occupancy 1554037500 # Layer occupancy (ticks) 90411507SCurtis.Dunham@arm.comsystem.membus.respLayer1.utilization 0.3 # Layer utilization (%) 90511507SCurtis.Dunham@arm.com 90611507SCurtis.Dunham@arm.com---------- End Simulation Statistics ---------- 907