stats.txt revision 11507
111507SCurtis.Dunham@arm.com 211507SCurtis.Dunham@arm.com---------- Begin Simulation Statistics ---------- 311507SCurtis.Dunham@arm.comsim_seconds 1.650501 # Number of seconds simulated 411507SCurtis.Dunham@arm.comsim_ticks 1650501252500 # Number of ticks simulated 511507SCurtis.Dunham@arm.comfinal_tick 1650501252500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 611507SCurtis.Dunham@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 711507SCurtis.Dunham@arm.comhost_inst_rate 482495 # Simulator instruction rate (inst/s) 811507SCurtis.Dunham@arm.comhost_op_rate 892859 # Simulator op (including micro ops) rate (op/s) 911507SCurtis.Dunham@arm.comhost_tick_rate 963127288 # Simulator tick rate (ticks/s) 1011507SCurtis.Dunham@arm.comhost_mem_usage 277668 # Number of bytes of host memory used 1111507SCurtis.Dunham@arm.comhost_seconds 1713.69 # Real time elapsed on the host 1211507SCurtis.Dunham@arm.comsim_insts 826847304 # Number of instructions simulated 1311507SCurtis.Dunham@arm.comsim_ops 1530082521 # Number of ops (including micro ops) simulated 1411507SCurtis.Dunham@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1511507SCurtis.Dunham@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 115776 # Number of bytes read from this memory 1711507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.data 24258944 # Number of bytes read from this memory 1811507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 24374720 # Number of bytes read from this memory 1911507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 115776 # Number of instructions bytes read from this memory 2011507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 115776 # Number of instructions bytes read from this memory 2111507SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 18765248 # Number of bytes written to this memory 2211507SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 18765248 # Number of bytes written to this memory 2311507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 1809 # Number of read requests responded to by this memory 2411507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.data 379046 # Number of read requests responded to by this memory 2511507SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 380855 # Number of read requests responded to by this memory 2611507SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 293207 # Number of write requests responded to by this memory 2711507SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 293207 # Number of write requests responded to by this memory 2811507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 70146 # Total read bandwidth from this memory (bytes/s) 2911507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 14697925 # Total read bandwidth from this memory (bytes/s) 3011507SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 14768071 # Total read bandwidth from this memory (bytes/s) 3111507SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 70146 # Instruction read bandwidth from this memory (bytes/s) 3211507SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 70146 # Instruction read bandwidth from this memory (bytes/s) 3311507SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 11369424 # Write bandwidth from this memory (bytes/s) 3411507SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 11369424 # Write bandwidth from this memory (bytes/s) 3511507SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 11369424 # Total bandwidth to/from this memory (bytes/s) 3611507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 70146 # Total bandwidth to/from this memory (bytes/s) 3711507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 14697925 # Total bandwidth to/from this memory (bytes/s) 3811507SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 26137495 # Total bandwidth to/from this memory (bytes/s) 3911507SCurtis.Dunham@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 4011507SCurtis.Dunham@arm.comsystem.cpu.apic_clk_domain.clock 8000 # Clock period in ticks 4111507SCurtis.Dunham@arm.comsystem.cpu.workload.num_syscalls 551 # Number of system calls 4211507SCurtis.Dunham@arm.comsystem.cpu.numCycles 3301002505 # number of cpu cycles simulated 4311507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 4411507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 4511507SCurtis.Dunham@arm.comsystem.cpu.committedInsts 826847304 # Number of instructions committed 4611507SCurtis.Dunham@arm.comsystem.cpu.committedOps 1530082521 # Number of ops (including micro ops) committed 4711507SCurtis.Dunham@arm.comsystem.cpu.num_int_alu_accesses 1527470226 # Number of integer alu accesses 4811507SCurtis.Dunham@arm.comsystem.cpu.num_fp_alu_accesses 0 # Number of float alu accesses 4911507SCurtis.Dunham@arm.comsystem.cpu.num_func_calls 35346287 # number of times a function call or return occured 5011507SCurtis.Dunham@arm.comsystem.cpu.num_conditional_control_insts 92881952 # number of instructions that are conditional controls 5111507SCurtis.Dunham@arm.comsystem.cpu.num_int_insts 1527470226 # number of integer instructions 5211507SCurtis.Dunham@arm.comsystem.cpu.num_fp_insts 0 # number of float instructions 5311507SCurtis.Dunham@arm.comsystem.cpu.num_int_register_reads 3298246119 # number of times the integer registers were read 5411507SCurtis.Dunham@arm.comsystem.cpu.num_int_register_writes 1240060586 # number of times the integer registers were written 5511507SCurtis.Dunham@arm.comsystem.cpu.num_fp_register_reads 0 # number of times the floating registers were read 5611507SCurtis.Dunham@arm.comsystem.cpu.num_fp_register_writes 0 # number of times the floating registers were written 5711507SCurtis.Dunham@arm.comsystem.cpu.num_cc_register_reads 562449682 # number of times the CC registers were read 5811507SCurtis.Dunham@arm.comsystem.cpu.num_cc_register_writes 376900986 # number of times the CC registers were written 5911507SCurtis.Dunham@arm.comsystem.cpu.num_mem_refs 533241508 # number of memory refs 6011507SCurtis.Dunham@arm.comsystem.cpu.num_load_insts 384083313 # Number of load instructions 6111507SCurtis.Dunham@arm.comsystem.cpu.num_store_insts 149158195 # Number of store instructions 6211507SCurtis.Dunham@arm.comsystem.cpu.num_idle_cycles 0.002000 # Number of idle cycles 6311507SCurtis.Dunham@arm.comsystem.cpu.num_busy_cycles 3301002504.998000 # Number of busy cycles 6411507SCurtis.Dunham@arm.comsystem.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles 6511507SCurtis.Dunham@arm.comsystem.cpu.idle_fraction 0.000000 # Percentage of idle cycles 6611507SCurtis.Dunham@arm.comsystem.cpu.Branches 149981740 # Number of branches fetched 6711507SCurtis.Dunham@arm.comsystem.cpu.op_class::No_OpClass 2048202 0.13% 0.13% # Class of executed instruction 6811507SCurtis.Dunham@arm.comsystem.cpu.op_class::IntAlu 989691029 64.68% 64.82% # Class of executed instruction 6911507SCurtis.Dunham@arm.comsystem.cpu.op_class::IntMult 306834 0.02% 64.84% # Class of executed instruction 7011507SCurtis.Dunham@arm.comsystem.cpu.op_class::IntDiv 4794948 0.31% 65.15% # Class of executed instruction 7111507SCurtis.Dunham@arm.comsystem.cpu.op_class::FloatAdd 0 0.00% 65.15% # Class of executed instruction 7211507SCurtis.Dunham@arm.comsystem.cpu.op_class::FloatCmp 0 0.00% 65.15% # Class of executed instruction 7311507SCurtis.Dunham@arm.comsystem.cpu.op_class::FloatCvt 0 0.00% 65.15% # Class of executed instruction 7411507SCurtis.Dunham@arm.comsystem.cpu.op_class::FloatMult 0 0.00% 65.15% # Class of executed instruction 7511507SCurtis.Dunham@arm.comsystem.cpu.op_class::FloatDiv 0 0.00% 65.15% # Class of executed instruction 7611507SCurtis.Dunham@arm.comsystem.cpu.op_class::FloatSqrt 0 0.00% 65.15% # Class of executed instruction 7711507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdAdd 0 0.00% 65.15% # Class of executed instruction 7811507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdAddAcc 0 0.00% 65.15% # Class of executed instruction 7911507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdAlu 0 0.00% 65.15% # Class of executed instruction 8011507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdCmp 0 0.00% 65.15% # Class of executed instruction 8111507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdCvt 0 0.00% 65.15% # Class of executed instruction 8211507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdMisc 0 0.00% 65.15% # Class of executed instruction 8311507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdMult 0 0.00% 65.15% # Class of executed instruction 8411507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdMultAcc 0 0.00% 65.15% # Class of executed instruction 8511507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdShift 0 0.00% 65.15% # Class of executed instruction 8611507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdShiftAcc 0 0.00% 65.15% # Class of executed instruction 8711507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdSqrt 0 0.00% 65.15% # Class of executed instruction 8811507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatAdd 0 0.00% 65.15% # Class of executed instruction 8911507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatAlu 0 0.00% 65.15% # Class of executed instruction 9011507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatCmp 0 0.00% 65.15% # Class of executed instruction 9111507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatCvt 0 0.00% 65.15% # Class of executed instruction 9211507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatDiv 0 0.00% 65.15% # Class of executed instruction 9311507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatMisc 0 0.00% 65.15% # Class of executed instruction 9411507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatMult 0 0.00% 65.15% # Class of executed instruction 9511507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatMultAcc 0 0.00% 65.15% # Class of executed instruction 9611507SCurtis.Dunham@arm.comsystem.cpu.op_class::SimdFloatSqrt 0 0.00% 65.15% # Class of executed instruction 9711507SCurtis.Dunham@arm.comsystem.cpu.op_class::MemRead 384083313 25.10% 90.25% # Class of executed instruction 9811507SCurtis.Dunham@arm.comsystem.cpu.op_class::MemWrite 149158195 9.75% 100.00% # Class of executed instruction 9911507SCurtis.Dunham@arm.comsystem.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 10011507SCurtis.Dunham@arm.comsystem.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 10111507SCurtis.Dunham@arm.comsystem.cpu.op_class::total 1530082521 # Class of executed instruction 10211507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.replacements 2517016 # number of replacements 10311507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tagsinuse 4086.386474 # Cycle average of tags in use 10411507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 530720441 # Total number of references to valid blocks. 10511507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.sampled_refs 2521112 # Sample count of references to valid blocks. 10611507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 210.510458 # Average number of references to valid blocks. 10711507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.warmup_cycle 8246025500 # Cycle when the warmup percentage was hit. 10811507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 4086.386474 # Average occupied blocks per requestor 10911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.997653 # Average percentage of cache occupancy 11011507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.997653 # Average percentage of cache occupancy 11111507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 11211507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 26 # Occupied blocks per task id 11311507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id 11411507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 29 # Occupied blocks per task id 11511507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::3 4038 # Occupied blocks per task id 11611507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id 11711507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 11811507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 1069004218 # Number of tag accesses 11911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 1069004218 # Number of data accesses 12011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 382353600 # number of ReadReq hits 12111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 382353600 # number of ReadReq hits 12211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 148366841 # number of WriteReq hits 12311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::total 148366841 # number of WriteReq hits 12411507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 530720441 # number of demand (read+write) hits 12511507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 530720441 # number of demand (read+write) hits 12611507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 530720441 # number of overall hits 12711507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 530720441 # number of overall hits 12811507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 1729742 # number of ReadReq misses 12911507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 1729742 # number of ReadReq misses 13011507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 791370 # number of WriteReq misses 13111507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::total 791370 # number of WriteReq misses 13211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 2521112 # number of demand (read+write) misses 13311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 2521112 # number of demand (read+write) misses 13411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 2521112 # number of overall misses 13511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 2521112 # number of overall misses 13611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 30948499500 # number of ReadReq miss cycles 13711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 30948499500 # number of ReadReq miss cycles 13811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 20399257500 # number of WriteReq miss cycles 13911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 20399257500 # number of WriteReq miss cycles 14011507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 51347757000 # number of demand (read+write) miss cycles 14111507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 51347757000 # number of demand (read+write) miss cycles 14211507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 51347757000 # number of overall miss cycles 14311507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 51347757000 # number of overall miss cycles 14411507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 384083342 # number of ReadReq accesses(hits+misses) 14511507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 384083342 # number of ReadReq accesses(hits+misses) 14611507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 149158211 # number of WriteReq accesses(hits+misses) 14711507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::total 149158211 # number of WriteReq accesses(hits+misses) 14811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 533241553 # number of demand (read+write) accesses 14911507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 533241553 # number of demand (read+write) accesses 15011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 533241553 # number of overall (read+write) accesses 15111507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 533241553 # number of overall (read+write) accesses 15211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004504 # miss rate for ReadReq accesses 15311507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.004504 # miss rate for ReadReq accesses 15411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005306 # miss rate for WriteReq accesses 15511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.005306 # miss rate for WriteReq accesses 15611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.004728 # miss rate for demand accesses 15711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.004728 # miss rate for demand accesses 15811507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.004728 # miss rate for overall accesses 15911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.004728 # miss rate for overall accesses 16011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17891.974352 # average ReadReq miss latency 16111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 17891.974352 # average ReadReq miss latency 16211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25777.142803 # average WriteReq miss latency 16311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 25777.142803 # average WriteReq miss latency 16411507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 20367.106658 # average overall miss latency 16511507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 20367.106658 # average overall miss latency 16611507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 20367.106658 # average overall miss latency 16711507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 20367.106658 # average overall miss latency 16811507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 16911507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 17011507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 17111507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 17211507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 17311507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 17411507SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::writebacks 2325221 # number of writebacks 17511507SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::total 2325221 # number of writebacks 17611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 1729742 # number of ReadReq MSHR misses 17711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 1729742 # number of ReadReq MSHR misses 17811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 791370 # number of WriteReq MSHR misses 17911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 791370 # number of WriteReq MSHR misses 18011507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 2521112 # number of demand (read+write) MSHR misses 18111507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::total 2521112 # number of demand (read+write) MSHR misses 18211507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 2521112 # number of overall MSHR misses 18311507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::total 2521112 # number of overall MSHR misses 18411507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 29218757500 # number of ReadReq MSHR miss cycles 18511507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 29218757500 # number of ReadReq MSHR miss cycles 18611507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 19607887500 # number of WriteReq MSHR miss cycles 18711507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 19607887500 # number of WriteReq MSHR miss cycles 18811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 48826645000 # number of demand (read+write) MSHR miss cycles 18911507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 48826645000 # number of demand (read+write) MSHR miss cycles 19011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 48826645000 # number of overall MSHR miss cycles 19111507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 48826645000 # number of overall MSHR miss cycles 19211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.004504 # mshr miss rate for ReadReq accesses 19311507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.004504 # mshr miss rate for ReadReq accesses 19411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005306 # mshr miss rate for WriteReq accesses 19511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005306 # mshr miss rate for WriteReq accesses 19611507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.004728 # mshr miss rate for demand accesses 19711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.004728 # mshr miss rate for demand accesses 19811507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.004728 # mshr miss rate for overall accesses 19911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.004728 # mshr miss rate for overall accesses 20011507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16891.974352 # average ReadReq mshr miss latency 20111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16891.974352 # average ReadReq mshr miss latency 20211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24777.142803 # average WriteReq mshr miss latency 20311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24777.142803 # average WriteReq mshr miss latency 20411507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19367.106658 # average overall mshr miss latency 20511507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 19367.106658 # average overall mshr miss latency 20611507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19367.106658 # average overall mshr miss latency 20711507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 19367.106658 # average overall mshr miss latency 20811507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.replacements 1253 # number of replacements 20911507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 881.361687 # Cycle average of tags in use 21011507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.total_refs 1068307822 # Total number of references to valid blocks. 21111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 2814 # Sample count of references to valid blocks. 21211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.avg_refs 379640.306326 # Average number of references to valid blocks. 21311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 21411507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 881.361687 # Average occupied blocks per requestor 21511507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.430352 # Average percentage of cache occupancy 21611507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::total 0.430352 # Average percentage of cache occupancy 21711507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 1561 # Occupied blocks per task id 21811507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id 21911507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id 22011507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 7 # Occupied blocks per task id 22111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::3 8 # Occupied blocks per task id 22211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 1507 # Occupied blocks per task id 22311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.762207 # Percentage of cache occupancy per task id 22411507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tag_accesses 2136624086 # Number of tag accesses 22511507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.data_accesses 2136624086 # Number of data accesses 22611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1068307822 # number of ReadReq hits 22711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::total 1068307822 # number of ReadReq hits 22811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1068307822 # number of demand (read+write) hits 22911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::total 1068307822 # number of demand (read+write) hits 23011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1068307822 # number of overall hits 23111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::total 1068307822 # number of overall hits 23211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 2814 # number of ReadReq misses 23311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 2814 # number of ReadReq misses 23411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 2814 # number of demand (read+write) misses 23511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 2814 # number of demand (read+write) misses 23611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 2814 # number of overall misses 23711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 2814 # number of overall misses 23811507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 125255000 # number of ReadReq miss cycles 23911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 125255000 # number of ReadReq miss cycles 24011507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 125255000 # number of demand (read+write) miss cycles 24111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 125255000 # number of demand (read+write) miss cycles 24211507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 125255000 # number of overall miss cycles 24311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 125255000 # number of overall miss cycles 24411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 1068310636 # number of ReadReq accesses(hits+misses) 24511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::total 1068310636 # number of ReadReq accesses(hits+misses) 24611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 1068310636 # number of demand (read+write) accesses 24711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::total 1068310636 # number of demand (read+write) accesses 24811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 1068310636 # number of overall (read+write) accesses 24911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::total 1068310636 # number of overall (read+write) accesses 25011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000003 # miss rate for ReadReq accesses 25111507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.000003 # miss rate for ReadReq accesses 25211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.000003 # miss rate for demand accesses 25311507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::total 0.000003 # miss rate for demand accesses 25411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.000003 # miss rate for overall accesses 25511507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::total 0.000003 # miss rate for overall accesses 25611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44511.371713 # average ReadReq miss latency 25711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 44511.371713 # average ReadReq miss latency 25811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 44511.371713 # average overall miss latency 25911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 44511.371713 # average overall miss latency 26011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 44511.371713 # average overall miss latency 26111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 44511.371713 # average overall miss latency 26211507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 26311507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 26411507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 26511507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 26611507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 26711507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 26811507SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::writebacks 1253 # number of writebacks 26911507SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::total 1253 # number of writebacks 27011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 2814 # number of ReadReq MSHR misses 27111507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 2814 # number of ReadReq MSHR misses 27211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 2814 # number of demand (read+write) MSHR misses 27311507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 2814 # number of demand (read+write) MSHR misses 27411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 2814 # number of overall MSHR misses 27511507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 2814 # number of overall MSHR misses 27611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 122441000 # number of ReadReq MSHR miss cycles 27711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 122441000 # number of ReadReq MSHR miss cycles 27811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 122441000 # number of demand (read+write) MSHR miss cycles 27911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 122441000 # number of demand (read+write) MSHR miss cycles 28011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 122441000 # number of overall MSHR miss cycles 28111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 122441000 # number of overall MSHR miss cycles 28211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for ReadReq accesses 28311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.000003 # mshr miss rate for ReadReq accesses 28411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for demand accesses 28511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.000003 # mshr miss rate for demand accesses 28611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for overall accesses 28711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.000003 # mshr miss rate for overall accesses 28811507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 43511.371713 # average ReadReq mshr miss latency 28911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43511.371713 # average ReadReq mshr miss latency 29011507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 43511.371713 # average overall mshr miss latency 29111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 43511.371713 # average overall mshr miss latency 29211507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 43511.371713 # average overall mshr miss latency 29311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 43511.371713 # average overall mshr miss latency 29411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.replacements 348438 # number of replacements 29511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tagsinuse 29288.734166 # Cycle average of tags in use 29611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.total_refs 3851952 # Total number of references to valid blocks. 29711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.sampled_refs 380798 # Sample count of references to valid blocks. 29811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.avg_refs 10.115473 # Average number of references to valid blocks. 29911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.warmup_cycle 756996028500 # Cycle when the warmup percentage was hit. 30011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 20940.857984 # Average occupied blocks per requestor 30111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 131.259734 # Average occupied blocks per requestor 30211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 8216.616448 # Average occupied blocks per requestor 30311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.639064 # Average percentage of cache occupancy 30411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.004006 # Average percentage of cache occupancy 30511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.250751 # Average percentage of cache occupancy 30611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.893821 # Average percentage of cache occupancy 30711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 32360 # Occupied blocks per task id 30811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 79 # Occupied blocks per task id 30911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id 31011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 8220 # Occupied blocks per task id 31111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 24060 # Occupied blocks per task id 31211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.987549 # Percentage of cache occupancy per task id 31311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tag_accesses 41509728 # Number of tag accesses 31411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.data_accesses 41509728 # Number of data accesses 31511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 2325221 # number of WritebackDirty hits 31611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 2325221 # number of WritebackDirty hits 31711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 1253 # number of WritebackClean hits 31811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 1253 # number of WritebackClean hits 31911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 585014 # number of ReadExReq hits 32011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 585014 # number of ReadExReq hits 32111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1005 # number of ReadCleanReq hits 32211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 1005 # number of ReadCleanReq hits 32311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 1557052 # number of ReadSharedReq hits 32411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 1557052 # number of ReadSharedReq hits 32511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 1005 # number of demand (read+write) hits 32611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 2142066 # number of demand (read+write) hits 32711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::total 2143071 # number of demand (read+write) hits 32811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 1005 # number of overall hits 32911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 2142066 # number of overall hits 33011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::total 2143071 # number of overall hits 33111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 206356 # number of ReadExReq misses 33211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 206356 # number of ReadExReq misses 33311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 1809 # number of ReadCleanReq misses 33411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 1809 # number of ReadCleanReq misses 33511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 172690 # number of ReadSharedReq misses 33611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 172690 # number of ReadSharedReq misses 33711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 1809 # number of demand (read+write) misses 33811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 379046 # number of demand (read+write) misses 33911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::total 380855 # number of demand (read+write) misses 34011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 1809 # number of overall misses 34111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 379046 # number of overall misses 34211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::total 380855 # number of overall misses 34311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 12278185500 # number of ReadExReq miss cycles 34411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 12278185500 # number of ReadExReq miss cycles 34511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 107656000 # number of ReadCleanReq miss cycles 34611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 107656000 # number of ReadCleanReq miss cycles 34711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 10275095500 # number of ReadSharedReq miss cycles 34811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 10275095500 # number of ReadSharedReq miss cycles 34911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 107656000 # number of demand (read+write) miss cycles 35011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 22553281000 # number of demand (read+write) miss cycles 35111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::total 22660937000 # number of demand (read+write) miss cycles 35211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 107656000 # number of overall miss cycles 35311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 22553281000 # number of overall miss cycles 35411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::total 22660937000 # number of overall miss cycles 35511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 2325221 # number of WritebackDirty accesses(hits+misses) 35611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 2325221 # number of WritebackDirty accesses(hits+misses) 35711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 1253 # number of WritebackClean accesses(hits+misses) 35811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 1253 # number of WritebackClean accesses(hits+misses) 35911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 791370 # number of ReadExReq accesses(hits+misses) 36011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 791370 # number of ReadExReq accesses(hits+misses) 36111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 2814 # number of ReadCleanReq accesses(hits+misses) 36211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 2814 # number of ReadCleanReq accesses(hits+misses) 36311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1729742 # number of ReadSharedReq accesses(hits+misses) 36411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 1729742 # number of ReadSharedReq accesses(hits+misses) 36511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 2814 # number of demand (read+write) accesses 36611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 2521112 # number of demand (read+write) accesses 36711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 2523926 # number of demand (read+write) accesses 36811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 2814 # number of overall (read+write) accesses 36911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 2521112 # number of overall (read+write) accesses 37011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 2523926 # number of overall (read+write) accesses 37111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.260758 # miss rate for ReadExReq accesses 37211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.260758 # miss rate for ReadExReq accesses 37311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.642857 # miss rate for ReadCleanReq accesses 37411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.642857 # miss rate for ReadCleanReq accesses 37511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.099836 # miss rate for ReadSharedReq accesses 37611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.099836 # miss rate for ReadSharedReq accesses 37711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.642857 # miss rate for demand accesses 37811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.150349 # miss rate for demand accesses 37911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.150898 # miss rate for demand accesses 38011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.642857 # miss rate for overall accesses 38111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.150349 # miss rate for overall accesses 38211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.150898 # miss rate for overall accesses 38311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.016961 # average ReadExReq miss latency 38411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.016961 # average ReadExReq miss latency 38511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59511.332228 # average ReadCleanReq miss latency 38611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59511.332228 # average ReadCleanReq miss latency 38711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59500.234524 # average ReadSharedReq miss latency 38811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59500.234524 # average ReadSharedReq miss latency 38911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59511.332228 # average overall miss latency 39011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 59500.116081 # average overall miss latency 39111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 59500.169356 # average overall miss latency 39211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59511.332228 # average overall miss latency 39311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 59500.116081 # average overall miss latency 39411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 59500.169356 # average overall miss latency 39511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 39611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 39711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 39811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 39911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 40011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 40111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::writebacks 293208 # number of writebacks 40211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::total 293208 # number of writebacks 40311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::writebacks 6 # number of CleanEvict MSHR misses 40411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::total 6 # number of CleanEvict MSHR misses 40511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206356 # number of ReadExReq MSHR misses 40611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 206356 # number of ReadExReq MSHR misses 40711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 1809 # number of ReadCleanReq MSHR misses 40811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 1809 # number of ReadCleanReq MSHR misses 40911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 172690 # number of ReadSharedReq MSHR misses 41011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 172690 # number of ReadSharedReq MSHR misses 41111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 1809 # number of demand (read+write) MSHR misses 41211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 379046 # number of demand (read+write) MSHR misses 41311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 380855 # number of demand (read+write) MSHR misses 41411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 1809 # number of overall MSHR misses 41511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 379046 # number of overall MSHR misses 41611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 380855 # number of overall MSHR misses 41711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10214625500 # number of ReadExReq MSHR miss cycles 41811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10214625500 # number of ReadExReq MSHR miss cycles 41911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 89566000 # number of ReadCleanReq MSHR miss cycles 42011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 89566000 # number of ReadCleanReq MSHR miss cycles 42111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 8548195500 # number of ReadSharedReq MSHR miss cycles 42211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 8548195500 # number of ReadSharedReq MSHR miss cycles 42311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 89566000 # number of demand (read+write) MSHR miss cycles 42411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 18762821000 # number of demand (read+write) MSHR miss cycles 42511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 18852387000 # number of demand (read+write) MSHR miss cycles 42611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 89566000 # number of overall MSHR miss cycles 42711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 18762821000 # number of overall MSHR miss cycles 42811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 18852387000 # number of overall MSHR miss cycles 42911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 43011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 43111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.260758 # mshr miss rate for ReadExReq accesses 43211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.260758 # mshr miss rate for ReadExReq accesses 43311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.642857 # mshr miss rate for ReadCleanReq accesses 43411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.642857 # mshr miss rate for ReadCleanReq accesses 43511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.099836 # mshr miss rate for ReadSharedReq accesses 43611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.099836 # mshr miss rate for ReadSharedReq accesses 43711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.642857 # mshr miss rate for demand accesses 43811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.150349 # mshr miss rate for demand accesses 43911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.150898 # mshr miss rate for demand accesses 44011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.642857 # mshr miss rate for overall accesses 44111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.150349 # mshr miss rate for overall accesses 44211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.150898 # mshr miss rate for overall accesses 44311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.016961 # average ReadExReq mshr miss latency 44411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.016961 # average ReadExReq mshr miss latency 44511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49511.332228 # average ReadCleanReq mshr miss latency 44611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49511.332228 # average ReadCleanReq mshr miss latency 44711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49500.234524 # average ReadSharedReq mshr miss latency 44811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49500.234524 # average ReadSharedReq mshr miss latency 44911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49511.332228 # average overall mshr miss latency 45011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49500.116081 # average overall mshr miss latency 45111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 49500.169356 # average overall mshr miss latency 45211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49511.332228 # average overall mshr miss latency 45311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49500.116081 # average overall mshr miss latency 45411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 49500.169356 # average overall mshr miss latency 45511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 5042195 # Total number of requests made to the snoop filter. 45611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 2518269 # Number of requests hitting in the snoop filter with a single holder of the requested data. 45711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 45811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 1729 # Total number of snoops made to the snoop filter. 45911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 1729 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 46011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 46111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 1732556 # Transaction distribution 46211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 2618429 # Transaction distribution 46311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 1253 # Transaction distribution 46411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 247025 # Transaction distribution 46511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 791370 # Transaction distribution 46611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 791370 # Transaction distribution 46711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 2814 # Transaction distribution 46811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 1729742 # Transaction distribution 46911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 6881 # Packet count per connected master and slave (bytes) 47011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7559240 # Packet count per connected master and slave (bytes) 47111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 7566121 # Packet count per connected master and slave (bytes) 47211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 260288 # Cumulative packet size per connected master and slave (bytes) 47311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 310165312 # Cumulative packet size per connected master and slave (bytes) 47411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size::total 310425600 # Cumulative packet size per connected master and slave (bytes) 47511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoops 348438 # Total snoops (count) 47611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 2872364 # Request fanout histogram 47711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.000602 # Request fanout histogram 47811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.024527 # Request fanout histogram 47911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 48011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 2870635 99.94% 99.94% # Request fanout histogram 48111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 1729 0.06% 100.00% # Request fanout histogram 48211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 48311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 48411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 48511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 48611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 2872364 # Request fanout histogram 48711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 4847571500 # Layer occupancy (ticks) 48811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%) 48911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 4221000 # Layer occupancy (ticks) 49011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 49111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 3781668000 # Layer occupancy (ticks) 49211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) 49311507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 174499 # Transaction distribution 49411507SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 293207 # Transaction distribution 49511507SCurtis.Dunham@arm.comsystem.membus.trans_dist::CleanEvict 53507 # Transaction distribution 49611507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 206356 # Transaction distribution 49711507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 206356 # Transaction distribution 49811507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 174499 # Transaction distribution 49911507SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1108424 # Packet count per connected master and slave (bytes) 50011507SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::total 1108424 # Packet count per connected master and slave (bytes) 50111507SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 1108424 # Packet count per connected master and slave (bytes) 50211507SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43139968 # Cumulative packet size per connected master and slave (bytes) 50311507SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::total 43139968 # Cumulative packet size per connected master and slave (bytes) 50411507SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 43139968 # Cumulative packet size per connected master and slave (bytes) 50511507SCurtis.Dunham@arm.comsystem.membus.snoops 0 # Total snoops (count) 50611507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 727569 # Request fanout histogram 50711507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 50811507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 50911507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 51011507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 727569 100.00% 100.00% # Request fanout histogram 51111507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 51211507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 51311507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 51411507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 51511507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 727569 # Request fanout histogram 51611507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 1900428000 # Layer occupancy (ticks) 51711507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.utilization 0.1 # Layer utilization (%) 51811507SCurtis.Dunham@arm.comsystem.membus.respLayer1.occupancy 1904275000 # Layer occupancy (ticks) 51911507SCurtis.Dunham@arm.comsystem.membus.respLayer1.utilization 0.1 # Layer utilization (%) 52011507SCurtis.Dunham@arm.com 52111507SCurtis.Dunham@arm.com---------- End Simulation Statistics ---------- 522