stats.txt revision 11167
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 311167Sjthestness@gmail.comsim_seconds 47.395178 # Number of seconds simulated 411167Sjthestness@gmail.comsim_ticks 47395178174000 # Number of ticks simulated 511167Sjthestness@gmail.comfinal_tick 47395178174000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 711167Sjthestness@gmail.comhost_inst_rate 85380 # Simulator instruction rate (inst/s) 811167Sjthestness@gmail.comhost_op_rate 100389 # Simulator op (including micro ops) rate (op/s) 911167Sjthestness@gmail.comhost_tick_rate 4378207332 # Simulator tick rate (ticks/s) 1011167Sjthestness@gmail.comhost_mem_usage 733200 # Number of bytes of host memory used 1111167Sjthestness@gmail.comhost_seconds 10825.25 # Real time elapsed on the host 1211167Sjthestness@gmail.comsim_insts 924259255 # Number of instructions simulated 1311167Sjthestness@gmail.comsim_ops 1086731985 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu0.dtb.walker 173952 # Number of bytes read from this memory 1711167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu0.itb.walker 172224 # Number of bytes read from this memory 1811167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu0.inst 5051936 # Number of bytes read from this memory 1911167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu0.data 46751112 # Number of bytes read from this memory 2011167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu0.l2cache.prefetcher 21558016 # Number of bytes read from this memory 2111167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu1.dtb.walker 154688 # Number of bytes read from this memory 2211167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu1.itb.walker 128576 # Number of bytes read from this memory 2311167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu1.inst 2266144 # Number of bytes read from this memory 2411167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu1.data 13742800 # Number of bytes read from this memory 2511167Sjthestness@gmail.comsystem.physmem.bytes_read::cpu1.l2cache.prefetcher 14572608 # Number of bytes read from this memory 2611167Sjthestness@gmail.comsystem.physmem.bytes_read::realview.ide 453056 # Number of bytes read from this memory 2711167Sjthestness@gmail.comsystem.physmem.bytes_read::total 105025112 # Number of bytes read from this memory 2811167Sjthestness@gmail.comsystem.physmem.bytes_inst_read::cpu0.inst 5051936 # Number of instructions bytes read from this memory 2911167Sjthestness@gmail.comsystem.physmem.bytes_inst_read::cpu1.inst 2266144 # Number of instructions bytes read from this memory 3011167Sjthestness@gmail.comsystem.physmem.bytes_inst_read::total 7318080 # Number of instructions bytes read from this memory 3111167Sjthestness@gmail.comsystem.physmem.bytes_written::writebacks 87763520 # Number of bytes written to this memory 3210827Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory 3310585Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3411167Sjthestness@gmail.comsystem.physmem.bytes_written::total 87784104 # Number of bytes written to this memory 3511167Sjthestness@gmail.comsystem.physmem.num_reads::cpu0.dtb.walker 2718 # Number of read requests responded to by this memory 3611167Sjthestness@gmail.comsystem.physmem.num_reads::cpu0.itb.walker 2691 # Number of read requests responded to by this memory 3711167Sjthestness@gmail.comsystem.physmem.num_reads::cpu0.inst 94889 # Number of read requests responded to by this memory 3811167Sjthestness@gmail.comsystem.physmem.num_reads::cpu0.data 730499 # Number of read requests responded to by this memory 3911167Sjthestness@gmail.comsystem.physmem.num_reads::cpu0.l2cache.prefetcher 336844 # Number of read requests responded to by this memory 4011167Sjthestness@gmail.comsystem.physmem.num_reads::cpu1.dtb.walker 2417 # Number of read requests responded to by this memory 4111167Sjthestness@gmail.comsystem.physmem.num_reads::cpu1.itb.walker 2009 # Number of read requests responded to by this memory 4211167Sjthestness@gmail.comsystem.physmem.num_reads::cpu1.inst 35452 # Number of read requests responded to by this memory 4311167Sjthestness@gmail.comsystem.physmem.num_reads::cpu1.data 214744 # Number of read requests responded to by this memory 4411167Sjthestness@gmail.comsystem.physmem.num_reads::cpu1.l2cache.prefetcher 227697 # Number of read requests responded to by this memory 4511167Sjthestness@gmail.comsystem.physmem.num_reads::realview.ide 7079 # Number of read requests responded to by this memory 4611167Sjthestness@gmail.comsystem.physmem.num_reads::total 1657039 # Number of read requests responded to by this memory 4711167Sjthestness@gmail.comsystem.physmem.num_writes::writebacks 1371305 # Number of write requests responded to by this memory 4810827Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory 4910585Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5011167Sjthestness@gmail.comsystem.physmem.num_writes::total 1373879 # Number of write requests responded to by this memory 5111167Sjthestness@gmail.comsystem.physmem.bw_read::cpu0.dtb.walker 3670 # Total read bandwidth from this memory (bytes/s) 5211167Sjthestness@gmail.comsystem.physmem.bw_read::cpu0.itb.walker 3634 # Total read bandwidth from this memory (bytes/s) 5311167Sjthestness@gmail.comsystem.physmem.bw_read::cpu0.inst 106592 # Total read bandwidth from this memory (bytes/s) 5411167Sjthestness@gmail.comsystem.physmem.bw_read::cpu0.data 986411 # Total read bandwidth from this memory (bytes/s) 5511167Sjthestness@gmail.comsystem.physmem.bw_read::cpu0.l2cache.prefetcher 454857 # Total read bandwidth from this memory (bytes/s) 5611167Sjthestness@gmail.comsystem.physmem.bw_read::cpu1.dtb.walker 3264 # Total read bandwidth from this memory (bytes/s) 5711167Sjthestness@gmail.comsystem.physmem.bw_read::cpu1.itb.walker 2713 # Total read bandwidth from this memory (bytes/s) 5811167Sjthestness@gmail.comsystem.physmem.bw_read::cpu1.inst 47814 # Total read bandwidth from this memory (bytes/s) 5911167Sjthestness@gmail.comsystem.physmem.bw_read::cpu1.data 289962 # Total read bandwidth from this memory (bytes/s) 6011167Sjthestness@gmail.comsystem.physmem.bw_read::cpu1.l2cache.prefetcher 307470 # Total read bandwidth from this memory (bytes/s) 6111167Sjthestness@gmail.comsystem.physmem.bw_read::realview.ide 9559 # Total read bandwidth from this memory (bytes/s) 6211167Sjthestness@gmail.comsystem.physmem.bw_read::total 2215945 # Total read bandwidth from this memory (bytes/s) 6311167Sjthestness@gmail.comsystem.physmem.bw_inst_read::cpu0.inst 106592 # Instruction read bandwidth from this memory (bytes/s) 6411167Sjthestness@gmail.comsystem.physmem.bw_inst_read::cpu1.inst 47814 # Instruction read bandwidth from this memory (bytes/s) 6511167Sjthestness@gmail.comsystem.physmem.bw_inst_read::total 154406 # Instruction read bandwidth from this memory (bytes/s) 6611167Sjthestness@gmail.comsystem.physmem.bw_write::writebacks 1851739 # Write bandwidth from this memory (bytes/s) 6711138Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu0.data 434 # Write bandwidth from this memory (bytes/s) 6810585Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 6911167Sjthestness@gmail.comsystem.physmem.bw_write::total 1852174 # Write bandwidth from this memory (bytes/s) 7011167Sjthestness@gmail.comsystem.physmem.bw_total::writebacks 1851739 # Total bandwidth to/from this memory (bytes/s) 7111167Sjthestness@gmail.comsystem.physmem.bw_total::cpu0.dtb.walker 3670 # Total bandwidth to/from this memory (bytes/s) 7211167Sjthestness@gmail.comsystem.physmem.bw_total::cpu0.itb.walker 3634 # Total bandwidth to/from this memory (bytes/s) 7311167Sjthestness@gmail.comsystem.physmem.bw_total::cpu0.inst 106592 # Total bandwidth to/from this memory (bytes/s) 7411167Sjthestness@gmail.comsystem.physmem.bw_total::cpu0.data 986845 # Total bandwidth to/from this memory (bytes/s) 7511167Sjthestness@gmail.comsystem.physmem.bw_total::cpu0.l2cache.prefetcher 454857 # Total bandwidth to/from this memory (bytes/s) 7611167Sjthestness@gmail.comsystem.physmem.bw_total::cpu1.dtb.walker 3264 # Total bandwidth to/from this memory (bytes/s) 7711167Sjthestness@gmail.comsystem.physmem.bw_total::cpu1.itb.walker 2713 # Total bandwidth to/from this memory (bytes/s) 7811167Sjthestness@gmail.comsystem.physmem.bw_total::cpu1.inst 47814 # Total bandwidth to/from this memory (bytes/s) 7911167Sjthestness@gmail.comsystem.physmem.bw_total::cpu1.data 289962 # Total bandwidth to/from this memory (bytes/s) 8011167Sjthestness@gmail.comsystem.physmem.bw_total::cpu1.l2cache.prefetcher 307470 # Total bandwidth to/from this memory (bytes/s) 8111167Sjthestness@gmail.comsystem.physmem.bw_total::realview.ide 9559 # Total bandwidth to/from this memory (bytes/s) 8211167Sjthestness@gmail.comsystem.physmem.bw_total::total 4068119 # Total bandwidth to/from this memory (bytes/s) 8311167Sjthestness@gmail.comsystem.physmem.readReqs 1657039 # Number of read requests accepted 8411167Sjthestness@gmail.comsystem.physmem.writeReqs 1373879 # Number of write requests accepted 8511167Sjthestness@gmail.comsystem.physmem.readBursts 1657039 # Number of DRAM read bursts, including those serviced by the write queue 8611167Sjthestness@gmail.comsystem.physmem.writeBursts 1373879 # Number of DRAM write bursts, including those merged in the write queue 8711167Sjthestness@gmail.comsystem.physmem.bytesReadDRAM 106020736 # Total number of bytes read from DRAM 8811167Sjthestness@gmail.comsystem.physmem.bytesReadWrQ 29760 # Total number of bytes read from write queue 8911167Sjthestness@gmail.comsystem.physmem.bytesWritten 87783296 # Total number of bytes written to DRAM 9011167Sjthestness@gmail.comsystem.physmem.bytesReadSys 105025112 # Total read bytes from the system interface side 9111167Sjthestness@gmail.comsystem.physmem.bytesWrittenSys 87784104 # Total written bytes from the system interface side 9211167Sjthestness@gmail.comsystem.physmem.servicedByWrQ 465 # Number of DRAM read bursts serviced by the write queue 9310892Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 2246 # Number of DRAM write bursts merged with an existing one 9411167Sjthestness@gmail.comsystem.physmem.neitherReadNorWriteReqs 224488 # Number of requests that are neither read nor write 9511167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::0 100246 # Per bank write bursts 9611167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::1 102501 # Per bank write bursts 9711167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::2 99063 # Per bank write bursts 9811167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::3 111016 # Per bank write bursts 9911167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::4 103342 # Per bank write bursts 10011167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::5 111704 # Per bank write bursts 10111167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::6 101938 # Per bank write bursts 10211167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::7 100431 # Per bank write bursts 10311167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::8 95106 # Per bank write bursts 10411167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::9 125245 # Per bank write bursts 10511167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::10 101573 # Per bank write bursts 10611167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::11 106068 # Per bank write bursts 10711167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::12 95582 # Per bank write bursts 10811167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::13 100418 # Per bank write bursts 10911167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::14 101028 # Per bank write bursts 11011167Sjthestness@gmail.comsystem.physmem.perBankRdBursts::15 101313 # Per bank write bursts 11111167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::0 83566 # Per bank write bursts 11211167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::1 87156 # Per bank write bursts 11311167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::2 83944 # Per bank write bursts 11411167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::3 90509 # Per bank write bursts 11511167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::4 85224 # Per bank write bursts 11611167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::5 91500 # Per bank write bursts 11711167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::6 84276 # Per bank write bursts 11811167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::7 85215 # Per bank write bursts 11911167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::8 82233 # Per bank write bursts 12011167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::9 88133 # Per bank write bursts 12111167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::10 85317 # Per bank write bursts 12211167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::11 88722 # Per bank write bursts 12311167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::12 80882 # Per bank write bursts 12411167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::13 85628 # Per bank write bursts 12511167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::14 84824 # Per bank write bursts 12611167Sjthestness@gmail.comsystem.physmem.perBankWrBursts::15 84485 # Per bank write bursts 12710515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12811167Sjthestness@gmail.comsystem.physmem.numWrRetry 14 # Number of times write queue was full causing retry 12911167Sjthestness@gmail.comsystem.physmem.totGap 47395176675500 # Total gap between requests 13010515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 13310827Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 25 # Read request sizes (log2) 13410726Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 21333 # Read request sizes (log2) 13510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13611167Sjthestness@gmail.comsystem.physmem.readPktSize::6 1635681 # Read request sizes (log2) 13710515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 13910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14010827Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 14110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14311167Sjthestness@gmail.comsystem.physmem.writePktSize::6 1371305 # Write request sizes (log2) 14411167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::0 618737 # What read queue length does an incoming req see 14511167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::1 421038 # What read queue length does an incoming req see 14611167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::2 166212 # What read queue length does an incoming req see 14711167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::3 166706 # What read queue length does an incoming req see 14811167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::4 103650 # What read queue length does an incoming req see 14911167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::5 63464 # What read queue length does an incoming req see 15011167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::6 34359 # What read queue length does an incoming req see 15111167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::7 32178 # What read queue length does an incoming req see 15211167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::8 28455 # What read queue length does an incoming req see 15311167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::9 8186 # What read queue length does an incoming req see 15411167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::10 4495 # What read queue length does an incoming req see 15511167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::11 2867 # What read queue length does an incoming req see 15611167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::12 1852 # What read queue length does an incoming req see 15711167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::13 1478 # What read queue length does an incoming req see 15811167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::14 956 # What read queue length does an incoming req see 15911167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::15 670 # What read queue length does an incoming req see 16011167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::16 561 # What read queue length does an incoming req see 16111167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::17 434 # What read queue length does an incoming req see 16211167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::18 150 # What read queue length does an incoming req see 16311167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::19 106 # What read queue length does an incoming req see 16411167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::20 10 # What read queue length does an incoming req see 16511167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::21 3 # What read queue length does an incoming req see 16611138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 3 # What read queue length does an incoming req see 16711167Sjthestness@gmail.comsystem.physmem.rdQLenPdf::23 2 # What read queue length does an incoming req see 16811103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::24 1 # What read queue length does an incoming req see 16911103Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::25 1 # What read queue length does an incoming req see 17010628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17110628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17210628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17310628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17410628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17510628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 17910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 18910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19111167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::15 20142 # What write queue length does an incoming req see 19211167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::16 22530 # What write queue length does an incoming req see 19311167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::17 34959 # What write queue length does an incoming req see 19411167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::18 43149 # What write queue length does an incoming req see 19511167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::19 52927 # What write queue length does an incoming req see 19611167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::20 61801 # What write queue length does an incoming req see 19711167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::21 71450 # What write queue length does an incoming req see 19811167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::22 78161 # What write queue length does an incoming req see 19911167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::23 85169 # What write queue length does an incoming req see 20011167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::24 89148 # What write queue length does an incoming req see 20111167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::25 92391 # What write queue length does an incoming req see 20211167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::26 98600 # What write queue length does an incoming req see 20311167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::27 97124 # What write queue length does an incoming req see 20411167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::28 100685 # What write queue length does an incoming req see 20511167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::29 113079 # What write queue length does an incoming req see 20611167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::30 104553 # What write queue length does an incoming req see 20711167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::31 98049 # What write queue length does an incoming req see 20811167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::32 87257 # What write queue length does an incoming req see 20911167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::33 5674 # What write queue length does an incoming req see 21011167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::34 3301 # What write queue length does an incoming req see 21111167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::35 2066 # What write queue length does an incoming req see 21211167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::36 1381 # What write queue length does an incoming req see 21311167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::37 974 # What write queue length does an incoming req see 21411167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::38 793 # What write queue length does an incoming req see 21511167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::39 580 # What write queue length does an incoming req see 21611167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::40 491 # What write queue length does an incoming req see 21711167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::41 458 # What write queue length does an incoming req see 21811167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::42 389 # What write queue length does an incoming req see 21911167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::43 368 # What write queue length does an incoming req see 22011167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::44 356 # What write queue length does an incoming req see 22111167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::45 330 # What write queue length does an incoming req see 22211167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::46 291 # What write queue length does an incoming req see 22311167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::47 355 # What write queue length does an incoming req see 22411167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::48 317 # What write queue length does an incoming req see 22511167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::49 381 # What write queue length does an incoming req see 22611167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::50 276 # What write queue length does an incoming req see 22711167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::51 259 # What write queue length does an incoming req see 22811167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::52 205 # What write queue length does an incoming req see 22911167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::53 248 # What write queue length does an incoming req see 23011167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::54 190 # What write queue length does an incoming req see 23111167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::55 159 # What write queue length does an incoming req see 23211167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::56 125 # What write queue length does an incoming req see 23311167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::57 122 # What write queue length does an incoming req see 23411167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::58 65 # What write queue length does an incoming req see 23511167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::59 72 # What write queue length does an incoming req see 23611167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::60 71 # What write queue length does an incoming req see 23711167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::61 71 # What write queue length does an incoming req see 23811167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::62 42 # What write queue length does an incoming req see 23911167Sjthestness@gmail.comsystem.physmem.wrQLenPdf::63 34 # What write queue length does an incoming req see 24011167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::samples 1046566 # Bytes accessed per row activation 24111167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::mean 185.180531 # Bytes accessed per row activation 24211167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::gmean 114.222366 # Bytes accessed per row activation 24311167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::stdev 242.012748 # Bytes accessed per row activation 24411167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::0-127 630659 60.26% 60.26% # Bytes accessed per row activation 24511167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::128-255 204416 19.53% 79.79% # Bytes accessed per row activation 24611167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::256-383 66292 6.33% 86.13% # Bytes accessed per row activation 24711167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::384-511 36110 3.45% 89.58% # Bytes accessed per row activation 24811167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::512-639 25913 2.48% 92.05% # Bytes accessed per row activation 24911167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::640-767 14303 1.37% 93.42% # Bytes accessed per row activation 25011167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::768-895 14388 1.37% 94.79% # Bytes accessed per row activation 25111167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::896-1023 7964 0.76% 95.55% # Bytes accessed per row activation 25211167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::1024-1151 46521 4.45% 100.00% # Bytes accessed per row activation 25311167Sjthestness@gmail.comsystem.physmem.bytesPerActivate::total 1046566 # Bytes accessed per row activation 25411167Sjthestness@gmail.comsystem.physmem.rdPerTurnAround::samples 78027 # Reads before turning the bus around for writes 25511167Sjthestness@gmail.comsystem.physmem.rdPerTurnAround::mean 21.230689 # Reads before turning the bus around for writes 25611167Sjthestness@gmail.comsystem.physmem.rdPerTurnAround::stdev 247.022438 # Reads before turning the bus around for writes 25711167Sjthestness@gmail.comsystem.physmem.rdPerTurnAround::0-4095 78024 100.00% 100.00% # Reads before turning the bus around for writes 25811138Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::4096-8191 1 0.00% 100.00% # Reads before turning the bus around for writes 25910892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::8192-12287 1 0.00% 100.00% # Reads before turning the bus around for writes 26011138Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::65536-69631 1 0.00% 100.00% # Reads before turning the bus around for writes 26111167Sjthestness@gmail.comsystem.physmem.rdPerTurnAround::total 78027 # Reads before turning the bus around for writes 26211167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::samples 78027 # Writes before turning the bus around for reads 26311167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::mean 17.578710 # Writes before turning the bus around for reads 26411167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::gmean 17.107570 # Writes before turning the bus around for reads 26511167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::stdev 6.499017 # Writes before turning the bus around for reads 26611167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::16-19 72603 93.05% 93.05% # Writes before turning the bus around for reads 26711167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::20-23 2990 3.83% 96.88% # Writes before turning the bus around for reads 26811167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::24-27 480 0.62% 97.50% # Writes before turning the bus around for reads 26911167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::28-31 334 0.43% 97.92% # Writes before turning the bus around for reads 27011167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::32-35 81 0.10% 98.03% # Writes before turning the bus around for reads 27111167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::36-39 301 0.39% 98.41% # Writes before turning the bus around for reads 27211167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::40-43 173 0.22% 98.64% # Writes before turning the bus around for reads 27311167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::44-47 106 0.14% 98.77% # Writes before turning the bus around for reads 27411167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::48-51 88 0.11% 98.88% # Writes before turning the bus around for reads 27511167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::52-55 126 0.16% 99.05% # Writes before turning the bus around for reads 27611167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::56-59 37 0.05% 99.09% # Writes before turning the bus around for reads 27711167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::60-63 56 0.07% 99.16% # Writes before turning the bus around for reads 27811167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::64-67 406 0.52% 99.68% # Writes before turning the bus around for reads 27911167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::68-71 31 0.04% 99.72% # Writes before turning the bus around for reads 28011167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::72-75 24 0.03% 99.76% # Writes before turning the bus around for reads 28111167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::76-79 123 0.16% 99.91% # Writes before turning the bus around for reads 28211167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::80-83 13 0.02% 99.93% # Writes before turning the bus around for reads 28311167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::84-87 1 0.00% 99.93% # Writes before turning the bus around for reads 28411167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::92-95 4 0.01% 99.94% # Writes before turning the bus around for reads 28511167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::96-99 5 0.01% 99.94% # Writes before turning the bus around for reads 28611167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::100-103 1 0.00% 99.94% # Writes before turning the bus around for reads 28711167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::104-107 2 0.00% 99.95% # Writes before turning the bus around for reads 28811167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::112-115 2 0.00% 99.95% # Writes before turning the bus around for reads 28911167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::124-127 1 0.00% 99.95% # Writes before turning the bus around for reads 29011167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::128-131 17 0.02% 99.97% # Writes before turning the bus around for reads 29111167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::136-139 1 0.00% 99.97% # Writes before turning the bus around for reads 29211167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::140-143 5 0.01% 99.98% # Writes before turning the bus around for reads 29311167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::144-147 2 0.00% 99.98% # Writes before turning the bus around for reads 29411167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::152-155 6 0.01% 99.99% # Writes before turning the bus around for reads 29511167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::156-159 2 0.00% 99.99% # Writes before turning the bus around for reads 29611138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::164-167 3 0.00% 100.00% # Writes before turning the bus around for reads 29711167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::168-171 1 0.00% 100.00% # Writes before turning the bus around for reads 29811167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::236-239 2 0.00% 100.00% # Writes before turning the bus around for reads 29911167Sjthestness@gmail.comsystem.physmem.wrPerTurnAround::total 78027 # Writes before turning the bus around for reads 30011167Sjthestness@gmail.comsystem.physmem.totQLat 82234419314 # Total ticks spent queuing 30111167Sjthestness@gmail.comsystem.physmem.totMemAccLat 113295181814 # Total ticks spent from burst creation until serviced by the DRAM 30211167Sjthestness@gmail.comsystem.physmem.totBusLat 8282870000 # Total ticks spent in databus transfers 30311167Sjthestness@gmail.comsystem.physmem.avgQLat 49641.26 # Average queueing delay per DRAM burst 30410515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 30511167Sjthestness@gmail.comsystem.physmem.avgMemAccLat 68391.26 # Average memory access latency per DRAM burst 30611167Sjthestness@gmail.comsystem.physmem.avgRdBW 2.24 # Average DRAM read bandwidth in MiByte/s 30711167Sjthestness@gmail.comsystem.physmem.avgWrBW 1.85 # Average achieved write bandwidth in MiByte/s 30811167Sjthestness@gmail.comsystem.physmem.avgRdBWSys 2.22 # Average system read bandwidth in MiByte/s 30911167Sjthestness@gmail.comsystem.physmem.avgWrBWSys 1.85 # Average system write bandwidth in MiByte/s 31010515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 31110628Sandreas.hansson@arm.comsystem.physmem.busUtil 0.03 # Data bus utilization in percentage 31210892Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads 31311103Snilay@cs.wisc.edusystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 31411167Sjthestness@gmail.comsystem.physmem.avgRdQLen 1.27 # Average read queue length when enqueuing 31511167Sjthestness@gmail.comsystem.physmem.avgWrQLen 24.73 # Average write queue length when enqueuing 31611167Sjthestness@gmail.comsystem.physmem.readRowHits 1332435 # Number of row buffer hits during reads 31711167Sjthestness@gmail.comsystem.physmem.writeRowHits 649185 # Number of row buffer hits during writes 31811167Sjthestness@gmail.comsystem.physmem.readRowHitRate 80.43 # Row buffer hit rate for reads 31911167Sjthestness@gmail.comsystem.physmem.writeRowHitRate 47.33 # Row buffer hit rate for writes 32011167Sjthestness@gmail.comsystem.physmem.avgGap 15637234.88 # Average gap between requests 32111167Sjthestness@gmail.comsystem.physmem.pageHitRate 65.44 # Row buffer hit rate, read and write combined 32211167Sjthestness@gmail.comsystem.physmem_0.actEnergy 4004169120 # Energy for activate commands per rank (pJ) 32311167Sjthestness@gmail.comsystem.physmem_0.preEnergy 2184814500 # Energy for precharge commands per rank (pJ) 32411167Sjthestness@gmail.comsystem.physmem_0.readEnergy 6475833000 # Energy for read commands per rank (pJ) 32511167Sjthestness@gmail.comsystem.physmem_0.writeEnergy 4480207200 # Energy for write commands per rank (pJ) 32611167Sjthestness@gmail.comsystem.physmem_0.refreshEnergy 3095622519600 # Energy for refresh commands per rank (pJ) 32711167Sjthestness@gmail.comsystem.physmem_0.actBackEnergy 1180796903550 # Energy for active background per rank (pJ) 32811167Sjthestness@gmail.comsystem.physmem_0.preBackEnergy 27401319159750 # Energy for precharge background per rank (pJ) 32911167Sjthestness@gmail.comsystem.physmem_0.totalEnergy 31694883606720 # Total energy per rank (pJ) 33011167Sjthestness@gmail.comsystem.physmem_0.averagePower 668.736482 # Core power per rank (mW) 33111167Sjthestness@gmail.comsystem.physmem_0.memoryStateTime::IDLE 45584100048214 # Time in different power states 33211167Sjthestness@gmail.comsystem.physmem_0.memoryStateTime::REF 1582629100000 # Time in different power states 33310628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 33411167Sjthestness@gmail.comsystem.physmem_0.memoryStateTime::ACT 228448334286 # Time in different power states 33510628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 33611167Sjthestness@gmail.comsystem.physmem_1.actEnergy 3907869840 # Energy for activate commands per rank (pJ) 33711167Sjthestness@gmail.comsystem.physmem_1.preEnergy 2132270250 # Energy for precharge commands per rank (pJ) 33811167Sjthestness@gmail.comsystem.physmem_1.readEnergy 6445397400 # Energy for read commands per rank (pJ) 33911167Sjthestness@gmail.comsystem.physmem_1.writeEnergy 4407851520 # Energy for write commands per rank (pJ) 34011167Sjthestness@gmail.comsystem.physmem_1.refreshEnergy 3095622519600 # Energy for refresh commands per rank (pJ) 34111167Sjthestness@gmail.comsystem.physmem_1.actBackEnergy 1181668397355 # Energy for active background per rank (pJ) 34211167Sjthestness@gmail.comsystem.physmem_1.preBackEnergy 27400554691500 # Energy for precharge background per rank (pJ) 34311167Sjthestness@gmail.comsystem.physmem_1.totalEnergy 31694738997465 # Total energy per rank (pJ) 34411167Sjthestness@gmail.comsystem.physmem_1.averagePower 668.733431 # Core power per rank (mW) 34511167Sjthestness@gmail.comsystem.physmem_1.memoryStateTime::IDLE 45582807436264 # Time in different power states 34611167Sjthestness@gmail.comsystem.physmem_1.memoryStateTime::REF 1582629100000 # Time in different power states 34710628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 34811167Sjthestness@gmail.comsystem.physmem_1.memoryStateTime::ACT 229740006236 # Time in different power states 34910628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 35010576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu0.inst 384 # Number of bytes read from this memory 35110576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 35210576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu1.inst 144 # Number of bytes read from this memory 35310576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 35410576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::total 572 # Number of bytes read from this memory 35510576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 384 # Number of instructions bytes read from this memory 35610576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 144 # Number of instructions bytes read from this memory 35710576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_inst_read::total 528 # Number of instructions bytes read from this memory 35810576Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu0.inst 24 # Number of read requests responded to by this memory 35910576Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 36010576Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 36110576Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 36210576Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::total 39 # Number of read requests responded to by this memory 36310576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s) 36410576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 36510576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu1.inst 3 # Total read bandwidth from this memory (bytes/s) 36610576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 36710576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::total 12 # Total read bandwidth from this memory (bytes/s) 36810576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s) 36910576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 3 # Instruction read bandwidth from this memory (bytes/s) 37010576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_inst_read::total 11 # Instruction read bandwidth from this memory (bytes/s) 37110576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) 37210576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 37310576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu1.inst 3 # Total bandwidth to/from this memory (bytes/s) 37410576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 37510576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::total 12 # Total bandwidth to/from this memory (bytes/s) 37610576Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 37710576Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 37810576Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 37910576Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes. 38010576Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes. 38110576Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1670 # Number of DMA write transactions. 38211167Sjthestness@gmail.comsystem.cpu0.branchPred.lookups 146971248 # Number of BP lookups 38311167Sjthestness@gmail.comsystem.cpu0.branchPred.condPredicted 97492286 # Number of conditional branches predicted 38411167Sjthestness@gmail.comsystem.cpu0.branchPred.condIncorrect 7372479 # Number of conditional branches incorrect 38511167Sjthestness@gmail.comsystem.cpu0.branchPred.BTBLookups 103605243 # Number of BTB lookups 38611167Sjthestness@gmail.comsystem.cpu0.branchPred.BTBHits 68020426 # Number of BTB hits 38710576Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 38811167Sjthestness@gmail.comsystem.cpu0.branchPred.BTBHitPct 65.653459 # BTB Hit Percentage 38911167Sjthestness@gmail.comsystem.cpu0.branchPred.usedRAS 20148210 # Number of times the RAS was used to get a target. 39011167Sjthestness@gmail.comsystem.cpu0.branchPred.RASInCorrect 220615 # Number of incorrect RAS predictions. 39110515SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 39210628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 39310628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39410628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 39510628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 39610628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 39710628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 40010576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 40110576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 40210576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 40310576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 40410576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 40510576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 40610576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 40710576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 40810576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 40910576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 41010576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 41110576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 41210576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 41310576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 41410576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 41510576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 41610576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 41710576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 41810576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 41910576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 42010576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 42111167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walks 621589 # Table walker walks requested 42211167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksLong 621589 # Table walker walks initiated with long descriptors 42311167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 13120 # Level at which table walker walks with long descriptors terminate 42411167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 97816 # Level at which table walker walks with long descriptors terminate 42511167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksSquashedBefore 286624 # Table walks squashed before starting 42611167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::samples 334965 # Table walker wait (enqueue to first request) latency 42711167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::mean 2330.974878 # Table walker wait (enqueue to first request) latency 42811167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::stdev 14719.833023 # Table walker wait (enqueue to first request) latency 42911167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::0-65535 332297 99.20% 99.20% # Table walker wait (enqueue to first request) latency 43011167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::65536-131071 1432 0.43% 99.63% # Table walker wait (enqueue to first request) latency 43111167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::131072-196607 943 0.28% 99.91% # Table walker wait (enqueue to first request) latency 43211167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::196608-262143 131 0.04% 99.95% # Table walker wait (enqueue to first request) latency 43311167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::262144-327679 57 0.02% 99.97% # Table walker wait (enqueue to first request) latency 43411167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::327680-393215 84 0.03% 99.99% # Table walker wait (enqueue to first request) latency 43511167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::393216-458751 13 0.00% 100.00% # Table walker wait (enqueue to first request) latency 43611167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::458752-524287 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 43711167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::524288-589823 4 0.00% 100.00% # Table walker wait (enqueue to first request) latency 43811167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::589824-655359 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 43911167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::720896-786431 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 44011167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkWaitTime::total 334965 # Table walker wait (enqueue to first request) latency 44111167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::samples 317874 # Table walker service (enqueue to completion) latency 44211167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::mean 20050.667875 # Table walker service (enqueue to completion) latency 44311167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::gmean 16636.288203 # Table walker service (enqueue to completion) latency 44411167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::stdev 22186.320011 # Table walker service (enqueue to completion) latency 44511167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::0-65535 314157 98.83% 98.83% # Table walker service (enqueue to completion) latency 44611167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::65536-131071 825 0.26% 99.09% # Table walker service (enqueue to completion) latency 44711167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::131072-196607 2043 0.64% 99.73% # Table walker service (enqueue to completion) latency 44811167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::196608-262143 147 0.05% 99.78% # Table walker service (enqueue to completion) latency 44911167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::262144-327679 407 0.13% 99.91% # Table walker service (enqueue to completion) latency 45011167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::327680-393215 108 0.03% 99.94% # Table walker service (enqueue to completion) latency 45111167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::393216-458751 100 0.03% 99.97% # Table walker service (enqueue to completion) latency 45211167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::458752-524287 42 0.01% 99.99% # Table walker service (enqueue to completion) latency 45311167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::524288-589823 23 0.01% 99.99% # Table walker service (enqueue to completion) latency 45411167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::589824-655359 13 0.00% 100.00% # Table walker service (enqueue to completion) latency 45511167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::655360-720895 4 0.00% 100.00% # Table walker service (enqueue to completion) latency 45611167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::720896-786431 5 0.00% 100.00% # Table walker service (enqueue to completion) latency 45711167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkCompletionTime::total 317874 # Table walker service (enqueue to completion) latency 45811167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::samples 575732613804 # Table walker pending requests distribution 45911167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::mean 0.609948 # Table walker pending requests distribution 46011167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::stdev 0.538779 # Table walker pending requests distribution 46111167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::0-1 574368413804 99.76% 99.76% # Table walker pending requests distribution 46211167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::2-3 774580000 0.13% 99.90% # Table walker pending requests distribution 46311167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::4-5 276702000 0.05% 99.95% # Table walker pending requests distribution 46411167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::6-7 125012500 0.02% 99.97% # Table walker pending requests distribution 46511167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::8-9 99386000 0.02% 99.98% # Table walker pending requests distribution 46611167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::10-11 49877000 0.01% 99.99% # Table walker pending requests distribution 46711167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::12-13 16787500 0.00% 100.00% # Table walker pending requests distribution 46811167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::14-15 21052000 0.00% 100.00% # Table walker pending requests distribution 46911167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::16-17 785500 0.00% 100.00% # Table walker pending requests distribution 47011167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::18-19 17500 0.00% 100.00% # Table walker pending requests distribution 47111167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walksPending::total 575732613804 # Table walker pending requests distribution 47211167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkPageSizes::4K 97816 88.17% 88.17% # Table walker page sizes translated 47311167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkPageSizes::2M 13120 11.83% 100.00% # Table walker page sizes translated 47411167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkPageSizes::total 110936 # Table walker page sizes translated 47511167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 621589 # Table walker requests started/completed, data/inst 47610628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 47711167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 621589 # Table walker requests started/completed, data/inst 47811167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 110936 # Table walker requests started/completed, data/inst 47910628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 48011167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 110936 # Table walker requests started/completed, data/inst 48111167Sjthestness@gmail.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 732525 # Table walker requests started/completed, data/inst 48210576Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 48310576Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 48411167Sjthestness@gmail.comsystem.cpu0.dtb.read_hits 106854280 # DTB read hits 48511167Sjthestness@gmail.comsystem.cpu0.dtb.read_misses 451291 # DTB read misses 48611167Sjthestness@gmail.comsystem.cpu0.dtb.write_hits 87452638 # DTB write hits 48711167Sjthestness@gmail.comsystem.cpu0.dtb.write_misses 170298 # DTB write misses 48811103Snilay@cs.wisc.edusystem.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed 48910576Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 49011167Sjthestness@gmail.comsystem.cpu0.dtb.flush_tlb_mva_asid 44894 # Number of times TLB was flushed by MVA & ASID 49111167Sjthestness@gmail.comsystem.cpu0.dtb.flush_tlb_asid 1069 # Number of times TLB was flushed by ASID 49211167Sjthestness@gmail.comsystem.cpu0.dtb.flush_entries 41576 # Number of entries that have been flushed from TLB 49311167Sjthestness@gmail.comsystem.cpu0.dtb.align_faults 658 # Number of TLB faults due to alignment restrictions 49411167Sjthestness@gmail.comsystem.cpu0.dtb.prefetch_faults 7382 # Number of TLB faults due to prefetch 49510576Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 49611167Sjthestness@gmail.comsystem.cpu0.dtb.perms_faults 40291 # Number of TLB faults due to permissions restrictions 49711167Sjthestness@gmail.comsystem.cpu0.dtb.read_accesses 107305571 # DTB read accesses 49811167Sjthestness@gmail.comsystem.cpu0.dtb.write_accesses 87622936 # DTB write accesses 49910576Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 50011167Sjthestness@gmail.comsystem.cpu0.dtb.hits 194306918 # DTB hits 50111167Sjthestness@gmail.comsystem.cpu0.dtb.misses 621589 # DTB misses 50211167Sjthestness@gmail.comsystem.cpu0.dtb.accesses 194928507 # DTB accesses 50310628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 50410628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 50510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 50610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 50710628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 50810628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 50910628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 51010628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 51110576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 51210576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 51310576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 51410576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 51510576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 51610576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 51710576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 51810576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 51910576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 52010576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 52110576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 52210576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 52310576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 52410576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 52510576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 52610576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 52710576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 52810576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 52910576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 53010576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 53110576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 53211167Sjthestness@gmail.comsystem.cpu0.itb.walker.walks 88821 # Table walker walks requested 53311167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksLong 88821 # Table walker walks initiated with long descriptors 53411167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 1050 # Level at which table walker walks with long descriptors terminate 53511167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 63713 # Level at which table walker walks with long descriptors terminate 53611167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksSquashedBefore 10161 # Table walks squashed before starting 53711167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::samples 78660 # Table walker wait (enqueue to first request) latency 53811167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::mean 1640.999237 # Table walker wait (enqueue to first request) latency 53911167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::stdev 13001.605750 # Table walker wait (enqueue to first request) latency 54011167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::0-32767 77771 98.87% 98.87% # Table walker wait (enqueue to first request) latency 54111167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::32768-65535 446 0.57% 99.44% # Table walker wait (enqueue to first request) latency 54211167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::65536-98303 46 0.06% 99.50% # Table walker wait (enqueue to first request) latency 54311167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::98304-131071 60 0.08% 99.57% # Table walker wait (enqueue to first request) latency 54411167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::131072-163839 236 0.30% 99.87% # Table walker wait (enqueue to first request) latency 54511167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::163840-196607 63 0.08% 99.95% # Table walker wait (enqueue to first request) latency 54611167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::196608-229375 4 0.01% 99.96% # Table walker wait (enqueue to first request) latency 54711167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::229376-262143 4 0.01% 99.96% # Table walker wait (enqueue to first request) latency 54811167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::262144-294911 12 0.02% 99.98% # Table walker wait (enqueue to first request) latency 54911167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::294912-327679 4 0.01% 99.98% # Table walker wait (enqueue to first request) latency 55011167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::327680-360447 6 0.01% 99.99% # Table walker wait (enqueue to first request) latency 55111167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::360448-393215 3 0.00% 99.99% # Table walker wait (enqueue to first request) latency 55211167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::393216-425983 3 0.00% 100.00% # Table walker wait (enqueue to first request) latency 55311167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::425984-458751 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 55411167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::458752-491519 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 55511167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkWaitTime::total 78660 # Table walker wait (enqueue to first request) latency 55611167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::samples 74924 # Table walker service (enqueue to completion) latency 55711167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::mean 26158.080188 # Table walker service (enqueue to completion) latency 55811167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::gmean 21735.719179 # Table walker service (enqueue to completion) latency 55911167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::stdev 28586.196281 # Table walker service (enqueue to completion) latency 56011167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::0-65535 72785 97.15% 97.15% # Table walker service (enqueue to completion) latency 56111167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::65536-131071 128 0.17% 97.32% # Table walker service (enqueue to completion) latency 56211167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::131072-196607 1706 2.28% 99.59% # Table walker service (enqueue to completion) latency 56311167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::196608-262143 120 0.16% 99.75% # Table walker service (enqueue to completion) latency 56411167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::262144-327679 108 0.14% 99.90% # Table walker service (enqueue to completion) latency 56511167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::327680-393215 38 0.05% 99.95% # Table walker service (enqueue to completion) latency 56611167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::393216-458751 23 0.03% 99.98% # Table walker service (enqueue to completion) latency 56711167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::458752-524287 11 0.01% 99.99% # Table walker service (enqueue to completion) latency 56811167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::524288-589823 5 0.01% 100.00% # Table walker service (enqueue to completion) latency 56911167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::total 74924 # Table walker service (enqueue to completion) latency 57011167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::samples 438261516832 # Table walker pending requests distribution 57111167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::mean 0.857100 # Table walker pending requests distribution 57211167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::stdev 0.350244 # Table walker pending requests distribution 57311167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::0 62664607652 14.30% 14.30% # Table walker pending requests distribution 57411167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::1 375564750680 85.69% 99.99% # Table walker pending requests distribution 57511167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::2 27774000 0.01% 100.00% # Table walker pending requests distribution 57611167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::3 4139500 0.00% 100.00% # Table walker pending requests distribution 57711167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::4 188000 0.00% 100.00% # Table walker pending requests distribution 57811167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::5 57000 0.00% 100.00% # Table walker pending requests distribution 57911167Sjthestness@gmail.comsystem.cpu0.itb.walker.walksPending::total 438261516832 # Table walker pending requests distribution 58011167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkPageSizes::4K 63713 98.38% 98.38% # Table walker page sizes translated 58111167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkPageSizes::2M 1050 1.62% 100.00% # Table walker page sizes translated 58211167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkPageSizes::total 64763 # Table walker page sizes translated 58310628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 58411167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 88821 # Table walker requests started/completed, data/inst 58511167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 88821 # Table walker requests started/completed, data/inst 58610628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 58711167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 64763 # Table walker requests started/completed, data/inst 58811167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 64763 # Table walker requests started/completed, data/inst 58911167Sjthestness@gmail.comsystem.cpu0.itb.walker.walkRequestOrigin::total 153584 # Table walker requests started/completed, data/inst 59011167Sjthestness@gmail.comsystem.cpu0.itb.inst_hits 231690538 # ITB inst hits 59111167Sjthestness@gmail.comsystem.cpu0.itb.inst_misses 88821 # ITB inst misses 59210576Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 59310576Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 59410576Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 59510576Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 59611103Snilay@cs.wisc.edusystem.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed 59710576Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 59811167Sjthestness@gmail.comsystem.cpu0.itb.flush_tlb_mva_asid 44894 # Number of times TLB was flushed by MVA & ASID 59911167Sjthestness@gmail.comsystem.cpu0.itb.flush_tlb_asid 1069 # Number of times TLB was flushed by ASID 60011167Sjthestness@gmail.comsystem.cpu0.itb.flush_entries 30101 # Number of entries that have been flushed from TLB 60110576Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 60210576Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 60310576Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 60411167Sjthestness@gmail.comsystem.cpu0.itb.perms_faults 229340 # Number of TLB faults due to permissions restrictions 60510576Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 60610576Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 60711167Sjthestness@gmail.comsystem.cpu0.itb.inst_accesses 231779359 # ITB inst accesses 60811167Sjthestness@gmail.comsystem.cpu0.itb.hits 231690538 # DTB hits 60911167Sjthestness@gmail.comsystem.cpu0.itb.misses 88821 # DTB misses 61011167Sjthestness@gmail.comsystem.cpu0.itb.accesses 231779359 # DTB accesses 61111167Sjthestness@gmail.comsystem.cpu0.numCycles 863793222 # number of cpu cycles simulated 61210576Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 61310576Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 61411167Sjthestness@gmail.comsystem.cpu0.fetch.icacheStallCycles 99193613 # Number of cycles fetch is stalled on an Icache miss 61511167Sjthestness@gmail.comsystem.cpu0.fetch.Insts 650316460 # Number of instructions fetch has processed 61611167Sjthestness@gmail.comsystem.cpu0.fetch.Branches 146971248 # Number of branches that fetch encountered 61711167Sjthestness@gmail.comsystem.cpu0.fetch.predictedBranches 88168636 # Number of branches that fetch has predicted taken 61811167Sjthestness@gmail.comsystem.cpu0.fetch.Cycles 710473999 # Number of cycles fetch has run and was not squashing or blocked 61911167Sjthestness@gmail.comsystem.cpu0.fetch.SquashCycles 15870286 # Number of cycles fetch has spent squashing 62011167Sjthestness@gmail.comsystem.cpu0.fetch.TlbCycles 2085677 # Number of cycles fetch has spent waiting for tlb 62111167Sjthestness@gmail.comsystem.cpu0.fetch.MiscStallCycles 375453 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 62211167Sjthestness@gmail.comsystem.cpu0.fetch.PendingTrapStallCycles 6582690 # Number of stall cycles due to pending traps 62311167Sjthestness@gmail.comsystem.cpu0.fetch.PendingQuiesceStallCycles 821108 # Number of stall cycles due to pending quiesce instructions 62411167Sjthestness@gmail.comsystem.cpu0.fetch.IcacheWaitRetryStallCycles 973136 # Number of stall cycles due to full MSHR 62511167Sjthestness@gmail.comsystem.cpu0.fetch.CacheLines 231460528 # Number of cache lines fetched 62611167Sjthestness@gmail.comsystem.cpu0.fetch.IcacheSquashes 1900058 # Number of outstanding Icache misses that were squashed 62711167Sjthestness@gmail.comsystem.cpu0.fetch.ItlbSquashes 29560 # Number of outstanding ITLB misses that were squashed 62811167Sjthestness@gmail.comsystem.cpu0.fetch.rateDist::samples 828440819 # Number of instructions fetched each cycle (Total) 62911167Sjthestness@gmail.comsystem.cpu0.fetch.rateDist::mean 0.919217 # Number of instructions fetched each cycle (Total) 63011167Sjthestness@gmail.comsystem.cpu0.fetch.rateDist::stdev 1.204961 # Number of instructions fetched each cycle (Total) 63110576Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 63211167Sjthestness@gmail.comsystem.cpu0.fetch.rateDist::0 463819781 55.99% 55.99% # Number of instructions fetched each cycle (Total) 63311167Sjthestness@gmail.comsystem.cpu0.fetch.rateDist::1 141489715 17.08% 73.07% # Number of instructions fetched each cycle (Total) 63411167Sjthestness@gmail.comsystem.cpu0.fetch.rateDist::2 49366419 5.96% 79.03% # Number of instructions fetched each cycle (Total) 63511167Sjthestness@gmail.comsystem.cpu0.fetch.rateDist::3 173764904 20.97% 100.00% # Number of instructions fetched each cycle (Total) 63610576Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 63710576Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 63810576Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 63911167Sjthestness@gmail.comsystem.cpu0.fetch.rateDist::total 828440819 # Number of instructions fetched each cycle (Total) 64011167Sjthestness@gmail.comsystem.cpu0.fetch.branchRate 0.170146 # Number of branch fetches per cycle 64111167Sjthestness@gmail.comsystem.cpu0.fetch.rate 0.752861 # Number of inst fetches per cycle 64211167Sjthestness@gmail.comsystem.cpu0.decode.IdleCycles 116939951 # Number of cycles decode is idle 64311167Sjthestness@gmail.comsystem.cpu0.decode.BlockedCycles 422028211 # Number of cycles decode is blocked 64411167Sjthestness@gmail.comsystem.cpu0.decode.RunCycles 244586455 # Number of cycles decode is running 64511167Sjthestness@gmail.comsystem.cpu0.decode.UnblockCycles 39268558 # Number of cycles decode is unblocking 64611167Sjthestness@gmail.comsystem.cpu0.decode.SquashCycles 5617644 # Number of cycles decode is squashing 64711167Sjthestness@gmail.comsystem.cpu0.decode.BranchResolved 21189817 # Number of times decode resolved a branch 64811167Sjthestness@gmail.comsystem.cpu0.decode.BranchMispred 2362286 # Number of times decode detected a branch misprediction 64911167Sjthestness@gmail.comsystem.cpu0.decode.DecodedInsts 672848975 # Number of instructions handled by decode 65011167Sjthestness@gmail.comsystem.cpu0.decode.SquashedInsts 25418616 # Number of squashed instructions handled by decode 65111167Sjthestness@gmail.comsystem.cpu0.rename.SquashCycles 5617644 # Number of cycles rename is squashing 65211167Sjthestness@gmail.comsystem.cpu0.rename.IdleCycles 154577177 # Number of cycles rename is idle 65311167Sjthestness@gmail.comsystem.cpu0.rename.BlockCycles 70595603 # Number of cycles rename is blocking 65411167Sjthestness@gmail.comsystem.cpu0.rename.serializeStallCycles 261705373 # count of cycles rename stalled for serializing inst 65511167Sjthestness@gmail.comsystem.cpu0.rename.RunCycles 245642920 # Number of cycles rename is running 65611167Sjthestness@gmail.comsystem.cpu0.rename.UnblockCycles 90302102 # Number of cycles rename is unblocking 65711167Sjthestness@gmail.comsystem.cpu0.rename.RenamedInsts 654266166 # Number of instructions processed by rename 65811167Sjthestness@gmail.comsystem.cpu0.rename.SquashedInsts 6467849 # Number of squashed instructions processed by rename 65911167Sjthestness@gmail.comsystem.cpu0.rename.ROBFullEvents 11101204 # Number of times rename has blocked due to ROB full 66011167Sjthestness@gmail.comsystem.cpu0.rename.IQFullEvents 403453 # Number of times rename has blocked due to IQ full 66111167Sjthestness@gmail.comsystem.cpu0.rename.LQFullEvents 928162 # Number of times rename has blocked due to LQ full 66211167Sjthestness@gmail.comsystem.cpu0.rename.SQFullEvents 53323892 # Number of times rename has blocked due to SQ full 66311167Sjthestness@gmail.comsystem.cpu0.rename.FullRegisterEvents 11721 # Number of times there has been no free registers 66411167Sjthestness@gmail.comsystem.cpu0.rename.RenamedOperands 625141147 # Number of destination operands rename has renamed 66511167Sjthestness@gmail.comsystem.cpu0.rename.RenameLookups 1009026275 # Number of register rename lookups that rename has made 66611167Sjthestness@gmail.comsystem.cpu0.rename.int_rename_lookups 772228505 # Number of integer rename lookups 66711167Sjthestness@gmail.comsystem.cpu0.rename.fp_rename_lookups 892399 # Number of floating rename lookups 66811167Sjthestness@gmail.comsystem.cpu0.rename.CommittedMaps 562735066 # Number of HB maps that are committed 66911167Sjthestness@gmail.comsystem.cpu0.rename.UndoneMaps 62406074 # Number of HB maps that are undone due to squashing 67011167Sjthestness@gmail.comsystem.cpu0.rename.serializingInsts 16247606 # count of serializing insts renamed 67111167Sjthestness@gmail.comsystem.cpu0.rename.tempSerializingInsts 14088158 # count of temporary serializing insts renamed 67211167Sjthestness@gmail.comsystem.cpu0.rename.skidInsts 79534921 # count of insts added to the skid buffer 67311167Sjthestness@gmail.comsystem.cpu0.memDep0.insertedLoads 107241964 # Number of loads inserted to the mem dependence unit. 67411167Sjthestness@gmail.comsystem.cpu0.memDep0.insertedStores 91079408 # Number of stores inserted to the mem dependence unit. 67511167Sjthestness@gmail.comsystem.cpu0.memDep0.conflictingLoads 9519471 # Number of conflicting loads. 67611167Sjthestness@gmail.comsystem.cpu0.memDep0.conflictingStores 8265411 # Number of conflicting stores. 67711167Sjthestness@gmail.comsystem.cpu0.iq.iqInstsAdded 630985849 # Number of instructions added to the IQ (excludes non-spec) 67811167Sjthestness@gmail.comsystem.cpu0.iq.iqNonSpecInstsAdded 16282634 # Number of non-speculative instructions added to the IQ 67911167Sjthestness@gmail.comsystem.cpu0.iq.iqInstsIssued 634912655 # Number of instructions issued 68011167Sjthestness@gmail.comsystem.cpu0.iq.iqSquashedInstsIssued 2916139 # Number of squashed instructions issued 68111167Sjthestness@gmail.comsystem.cpu0.iq.iqSquashedInstsExamined 58420750 # Number of squashed instructions iterated over during squash; mainly for profiling 68211167Sjthestness@gmail.comsystem.cpu0.iq.iqSquashedOperandsExamined 38187791 # Number of squashed operands that are examined and possibly removed from graph 68311167Sjthestness@gmail.comsystem.cpu0.iq.iqSquashedNonSpecRemoved 288602 # Number of squashed non-spec instructions that were removed 68411167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::samples 828440819 # Number of insts issued each cycle 68511167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::mean 0.766395 # Number of insts issued each cycle 68611167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::stdev 1.051588 # Number of insts issued each cycle 68710576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 68811167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::0 482464203 58.24% 58.24% # Number of insts issued each cycle 68911167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::1 143786503 17.36% 75.59% # Number of insts issued each cycle 69011167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::2 123657330 14.93% 90.52% # Number of insts issued each cycle 69111167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::3 70325398 8.49% 99.01% # Number of insts issued each cycle 69211167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::4 8201627 0.99% 100.00% # Number of insts issued each cycle 69311167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::5 5758 0.00% 100.00% # Number of insts issued each cycle 69410726Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 69510576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 69610576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 69710576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 69810576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 69910726Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 70011167Sjthestness@gmail.comsystem.cpu0.iq.issued_per_cycle::total 828440819 # Number of insts issued each cycle 70110576Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 70211167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::IntAlu 65751499 45.58% 45.58% # attempts to use FU when none available 70311167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::IntMult 72629 0.05% 45.63% # attempts to use FU when none available 70411167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::IntDiv 24296 0.02% 45.64% # attempts to use FU when none available 70511167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::FloatAdd 0 0.00% 45.64% # attempts to use FU when none available 70611167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::FloatCmp 0 0.00% 45.64% # attempts to use FU when none available 70711167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::FloatCvt 0 0.00% 45.64% # attempts to use FU when none available 70811167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::FloatMult 0 0.00% 45.64% # attempts to use FU when none available 70911167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::FloatDiv 0 0.00% 45.64% # attempts to use FU when none available 71011167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::FloatSqrt 0 0.00% 45.64% # attempts to use FU when none available 71111167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdAdd 0 0.00% 45.64% # attempts to use FU when none available 71211167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 45.64% # attempts to use FU when none available 71311167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdAlu 0 0.00% 45.64% # attempts to use FU when none available 71411167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdCmp 0 0.00% 45.64% # attempts to use FU when none available 71511167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdCvt 0 0.00% 45.64% # attempts to use FU when none available 71611167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdMisc 0 0.00% 45.64% # attempts to use FU when none available 71711167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdMult 0 0.00% 45.64% # attempts to use FU when none available 71811167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 45.64% # attempts to use FU when none available 71911167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdShift 0 0.00% 45.64% # attempts to use FU when none available 72011167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 45.64% # attempts to use FU when none available 72111167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdSqrt 0 0.00% 45.64% # attempts to use FU when none available 72211167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 45.64% # attempts to use FU when none available 72311167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 45.64% # attempts to use FU when none available 72411167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 45.64% # attempts to use FU when none available 72511167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 45.64% # attempts to use FU when none available 72611167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 45.64% # attempts to use FU when none available 72711167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatMisc 30 0.00% 45.64% # attempts to use FU when none available 72811167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 45.64% # attempts to use FU when none available 72911167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 45.64% # attempts to use FU when none available 73011167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 45.64% # attempts to use FU when none available 73111167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::MemRead 37784970 26.19% 71.84% # attempts to use FU when none available 73211167Sjthestness@gmail.comsystem.cpu0.iq.fu_full::MemWrite 40630472 28.16% 100.00% # attempts to use FU when none available 73310576Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 73410576Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 73511167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 73611167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::IntAlu 434162938 68.38% 68.38% # Type of FU issued 73711167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::IntMult 1557110 0.25% 68.63% # Type of FU issued 73811167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::IntDiv 85116 0.01% 68.64% # Type of FU issued 73911167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::FloatAdd 3 0.00% 68.64% # Type of FU issued 74011167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.64% # Type of FU issued 74111167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.64% # Type of FU issued 74211167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.64% # Type of FU issued 74311167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 68.64% # Type of FU issued 74411167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.64% # Type of FU issued 74511167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.64% # Type of FU issued 74611167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 68.64% # Type of FU issued 74711167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 68.64% # Type of FU issued 74811167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.64% # Type of FU issued 74911167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.64% # Type of FU issued 75011167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.64% # Type of FU issued 75111167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.64% # Type of FU issued 75211167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.64% # Type of FU issued 75311167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.64% # Type of FU issued 75411167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.64% # Type of FU issued 75511167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.64% # Type of FU issued 75611167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.64% # Type of FU issued 75711167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.64% # Type of FU issued 75811167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.64% # Type of FU issued 75911167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.64% # Type of FU issued 76011167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.64% # Type of FU issued 76111167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatMisc 85507 0.01% 68.65% # Type of FU issued 76211167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.65% # Type of FU issued 76311167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.65% # Type of FU issued 76411167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.65% # Type of FU issued 76511167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::MemRead 110176891 17.35% 86.01% # Type of FU issued 76611167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::MemWrite 88845090 13.99% 100.00% # Type of FU issued 76710576Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 76810576Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 76911167Sjthestness@gmail.comsystem.cpu0.iq.FU_type_0::total 634912655 # Type of FU issued 77011167Sjthestness@gmail.comsystem.cpu0.iq.rate 0.735029 # Inst issue rate 77111167Sjthestness@gmail.comsystem.cpu0.iq.fu_busy_cnt 144263896 # FU busy when requested 77211167Sjthestness@gmail.comsystem.cpu0.iq.fu_busy_rate 0.227218 # FU busy rate (busy events/executed inst) 77311167Sjthestness@gmail.comsystem.cpu0.iq.int_inst_queue_reads 2243978291 # Number of integer instruction queue reads 77411167Sjthestness@gmail.comsystem.cpu0.iq.int_inst_queue_writes 705234549 # Number of integer instruction queue writes 77511167Sjthestness@gmail.comsystem.cpu0.iq.int_inst_queue_wakeup_accesses 616677073 # Number of integer instruction queue wakeup accesses 77611167Sjthestness@gmail.comsystem.cpu0.iq.fp_inst_queue_reads 1467869 # Number of floating instruction queue reads 77711167Sjthestness@gmail.comsystem.cpu0.iq.fp_inst_queue_writes 599303 # Number of floating instruction queue writes 77811167Sjthestness@gmail.comsystem.cpu0.iq.fp_inst_queue_wakeup_accesses 545442 # Number of floating instruction queue wakeup accesses 77911167Sjthestness@gmail.comsystem.cpu0.iq.int_alu_accesses 778270494 # Number of integer alu accesses 78011167Sjthestness@gmail.comsystem.cpu0.iq.fp_alu_accesses 906057 # Number of floating point alu accesses 78111167Sjthestness@gmail.comsystem.cpu0.iew.lsq.thread0.forwLoads 2895519 # Number of loads that had data forwarded from stores 78210576Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 78311167Sjthestness@gmail.comsystem.cpu0.iew.lsq.thread0.squashedLoads 13298175 # Number of loads squashed 78411167Sjthestness@gmail.comsystem.cpu0.iew.lsq.thread0.ignoredResponses 18246 # Number of memory responses ignored because the instruction is squashed 78511167Sjthestness@gmail.comsystem.cpu0.iew.lsq.thread0.memOrderViolation 145606 # Number of memory ordering violations 78611167Sjthestness@gmail.comsystem.cpu0.iew.lsq.thread0.squashedStores 6202009 # Number of stores squashed 78710576Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 78810576Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 78911167Sjthestness@gmail.comsystem.cpu0.iew.lsq.thread0.rescheduledLoads 2767326 # Number of loads that were rescheduled 79011167Sjthestness@gmail.comsystem.cpu0.iew.lsq.thread0.cacheBlocked 4824800 # Number of times an access to memory failed due to the cache being blocked 79110576Sandreas.hansson@arm.comsystem.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle 79211167Sjthestness@gmail.comsystem.cpu0.iew.iewSquashCycles 5617644 # Number of cycles IEW is squashing 79311167Sjthestness@gmail.comsystem.cpu0.iew.iewBlockCycles 8735359 # Number of cycles IEW is blocking 79411167Sjthestness@gmail.comsystem.cpu0.iew.iewUnblockCycles 7907130 # Number of cycles IEW is unblocking 79511167Sjthestness@gmail.comsystem.cpu0.iew.iewDispatchedInsts 647396791 # Number of instructions dispatched to IQ 79610576Sandreas.hansson@arm.comsystem.cpu0.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 79711167Sjthestness@gmail.comsystem.cpu0.iew.iewDispLoadInsts 107241964 # Number of dispatched load instructions 79811167Sjthestness@gmail.comsystem.cpu0.iew.iewDispStoreInsts 91079408 # Number of dispatched store instructions 79911167Sjthestness@gmail.comsystem.cpu0.iew.iewDispNonSpecInsts 13794371 # Number of dispatched non-speculative instructions 80011167Sjthestness@gmail.comsystem.cpu0.iew.iewIQFullEvents 59022 # Number of times the IQ has become full, causing a stall 80111167Sjthestness@gmail.comsystem.cpu0.iew.iewLSQFullEvents 7772545 # Number of times the LSQ has become full, causing a stall 80211167Sjthestness@gmail.comsystem.cpu0.iew.memOrderViolationEvents 145606 # Number of memory order violations 80311167Sjthestness@gmail.comsystem.cpu0.iew.predictedTakenIncorrect 2195305 # Number of branches that were predicted taken incorrectly 80411167Sjthestness@gmail.comsystem.cpu0.iew.predictedNotTakenIncorrect 3186569 # Number of branches that were predicted not taken incorrectly 80511167Sjthestness@gmail.comsystem.cpu0.iew.branchMispredicts 5381874 # Number of branch mispredicts detected at execute 80611167Sjthestness@gmail.comsystem.cpu0.iew.iewExecutedInsts 626447733 # Number of executed instructions 80711167Sjthestness@gmail.comsystem.cpu0.iew.iewExecLoadInsts 106847652 # Number of load instructions executed 80811167Sjthestness@gmail.comsystem.cpu0.iew.iewExecSquashedInsts 7850968 # Number of squashed instructions skipped in execute 80910576Sandreas.hansson@arm.comsystem.cpu0.iew.exec_swp 0 # number of swp insts executed 81011167Sjthestness@gmail.comsystem.cpu0.iew.exec_nop 128308 # number of nop insts executed 81111167Sjthestness@gmail.comsystem.cpu0.iew.exec_refs 194298385 # number of memory reference insts executed 81211167Sjthestness@gmail.comsystem.cpu0.iew.exec_branches 118240799 # Number of branches executed 81311167Sjthestness@gmail.comsystem.cpu0.iew.exec_stores 87450733 # Number of stores executed 81411167Sjthestness@gmail.comsystem.cpu0.iew.exec_rate 0.725229 # Inst execution rate 81511167Sjthestness@gmail.comsystem.cpu0.iew.wb_sent 618051464 # cumulative count of insts sent to commit 81611167Sjthestness@gmail.comsystem.cpu0.iew.wb_count 617222515 # cumulative count of insts written-back 81711167Sjthestness@gmail.comsystem.cpu0.iew.wb_producers 300479191 # num instructions producing a value 81811167Sjthestness@gmail.comsystem.cpu0.iew.wb_consumers 493067457 # num instructions consuming a value 81910576Sandreas.hansson@arm.comsystem.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 82011167Sjthestness@gmail.comsystem.cpu0.iew.wb_rate 0.714549 # insts written-back per cycle 82111167Sjthestness@gmail.comsystem.cpu0.iew.wb_fanout 0.609408 # average fanout of values written-back 82210576Sandreas.hansson@arm.comsystem.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 82311167Sjthestness@gmail.comsystem.cpu0.commit.commitSquashedInsts 50926327 # The number of squashed insts skipped by commit 82411167Sjthestness@gmail.comsystem.cpu0.commit.commitNonSpecStalls 15994032 # The number of times commit has been forced to stall to communicate backwards 82511167Sjthestness@gmail.comsystem.cpu0.commit.branchMispredicts 5054980 # The number of times a branch was mispredicted 82611167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::samples 818740070 # Number of insts commited each cycle 82711167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::mean 0.719212 # Number of insts commited each cycle 82811167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::stdev 1.525829 # Number of insts commited each cycle 82910576Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 83011167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::0 561213375 68.55% 68.55% # Number of insts commited each cycle 83111167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::1 132109065 16.14% 84.68% # Number of insts commited each cycle 83211167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::2 58113446 7.10% 91.78% # Number of insts commited each cycle 83311167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::3 19548895 2.39% 94.17% # Number of insts commited each cycle 83411167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::4 13854430 1.69% 95.86% # Number of insts commited each cycle 83511167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::5 9447713 1.15% 97.01% # Number of insts commited each cycle 83611167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::6 6268110 0.77% 97.78% # Number of insts commited each cycle 83711167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::7 3880157 0.47% 98.25% # Number of insts commited each cycle 83811167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::8 14304879 1.75% 100.00% # Number of insts commited each cycle 83910576Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 84010576Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 84110576Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 84211167Sjthestness@gmail.comsystem.cpu0.commit.committed_per_cycle::total 818740070 # Number of insts commited each cycle 84311167Sjthestness@gmail.comsystem.cpu0.commit.committedInsts 501771314 # Number of instructions committed 84411167Sjthestness@gmail.comsystem.cpu0.commit.committedOps 588847718 # Number of ops (including micro ops) committed 84510576Sandreas.hansson@arm.comsystem.cpu0.commit.swp_count 0 # Number of s/w prefetches committed 84611167Sjthestness@gmail.comsystem.cpu0.commit.refs 178821180 # Number of memory references committed 84711167Sjthestness@gmail.comsystem.cpu0.commit.loads 93943789 # Number of loads committed 84811167Sjthestness@gmail.comsystem.cpu0.commit.membars 3938709 # Number of memory barriers committed 84911167Sjthestness@gmail.comsystem.cpu0.commit.branches 112215548 # Number of branches committed 85011167Sjthestness@gmail.comsystem.cpu0.commit.fp_insts 531565 # Number of committed floating point instructions. 85111167Sjthestness@gmail.comsystem.cpu0.commit.int_insts 540152053 # Number of committed integer instructions. 85211167Sjthestness@gmail.comsystem.cpu0.commit.function_calls 14962116 # Number of function calls committed. 85310576Sandreas.hansson@arm.comsystem.cpu0.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 85411167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::IntAlu 408576800 69.39% 69.39% # Class of committed instruction 85511167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::IntMult 1307130 0.22% 69.61% # Class of committed instruction 85611167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::IntDiv 67517 0.01% 69.62% # Class of committed instruction 85711167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::FloatAdd 0 0.00% 69.62% # Class of committed instruction 85811167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::FloatCmp 0 0.00% 69.62% # Class of committed instruction 85911167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::FloatCvt 0 0.00% 69.62% # Class of committed instruction 86011167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::FloatMult 0 0.00% 69.62% # Class of committed instruction 86111167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::FloatDiv 0 0.00% 69.62% # Class of committed instruction 86211167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 69.62% # Class of committed instruction 86311167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdAdd 0 0.00% 69.62% # Class of committed instruction 86411167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 69.62% # Class of committed instruction 86511167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdAlu 0 0.00% 69.62% # Class of committed instruction 86611167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdCmp 0 0.00% 69.62% # Class of committed instruction 86711167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdCvt 0 0.00% 69.62% # Class of committed instruction 86811167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdMisc 0 0.00% 69.62% # Class of committed instruction 86911167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdMult 0 0.00% 69.62% # Class of committed instruction 87011167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 69.62% # Class of committed instruction 87111167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdShift 0 0.00% 69.62% # Class of committed instruction 87211167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 69.62% # Class of committed instruction 87311167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 69.62% # Class of committed instruction 87411167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 69.62% # Class of committed instruction 87511167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 69.62% # Class of committed instruction 87611167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 69.62% # Class of committed instruction 87711167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 69.62% # Class of committed instruction 87811167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 69.62% # Class of committed instruction 87911167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatMisc 75091 0.01% 69.63% # Class of committed instruction 88011167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 69.63% # Class of committed instruction 88111167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.63% # Class of committed instruction 88211167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.63% # Class of committed instruction 88311167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::MemRead 93943789 15.95% 85.59% # Class of committed instruction 88411167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::MemWrite 84877391 14.41% 100.00% # Class of committed instruction 88510576Sandreas.hansson@arm.comsystem.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 88610576Sandreas.hansson@arm.comsystem.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 88711167Sjthestness@gmail.comsystem.cpu0.commit.op_class_0::total 588847718 # Class of committed instruction 88811167Sjthestness@gmail.comsystem.cpu0.commit.bw_lim_events 14304879 # number cycles where commit BW limit reached 88911167Sjthestness@gmail.comsystem.cpu0.rob.rob_reads 1439565573 # The number of ROB reads 89011167Sjthestness@gmail.comsystem.cpu0.rob.rob_writes 1289210941 # The number of ROB writes 89111167Sjthestness@gmail.comsystem.cpu0.timesIdled 1140163 # Number of times that the entire CPU went into an idle state and unscheduled itself 89211167Sjthestness@gmail.comsystem.cpu0.idleCycles 35352403 # Total number of cycles that the CPU has spent unscheduled due to idling 89311167Sjthestness@gmail.comsystem.cpu0.quiesceCycles 93926563172 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 89411167Sjthestness@gmail.comsystem.cpu0.committedInsts 501771314 # Number of Instructions Simulated 89511167Sjthestness@gmail.comsystem.cpu0.committedOps 588847718 # Number of Ops (including micro ops) Simulated 89611167Sjthestness@gmail.comsystem.cpu0.cpi 1.721488 # CPI: Cycles Per Instruction 89711167Sjthestness@gmail.comsystem.cpu0.cpi_total 1.721488 # CPI: Total CPI of All Threads 89811167Sjthestness@gmail.comsystem.cpu0.ipc 0.580893 # IPC: Instructions Per Cycle 89911167Sjthestness@gmail.comsystem.cpu0.ipc_total 0.580893 # IPC: Total IPC of All Threads 90011167Sjthestness@gmail.comsystem.cpu0.int_regfile_reads 739095549 # number of integer regfile reads 90111167Sjthestness@gmail.comsystem.cpu0.int_regfile_writes 439787902 # number of integer regfile writes 90211167Sjthestness@gmail.comsystem.cpu0.fp_regfile_reads 872002 # number of floating regfile reads 90311167Sjthestness@gmail.comsystem.cpu0.fp_regfile_writes 484356 # number of floating regfile writes 90411167Sjthestness@gmail.comsystem.cpu0.cc_regfile_reads 137161341 # number of cc regfile reads 90511167Sjthestness@gmail.comsystem.cpu0.cc_regfile_writes 137881500 # number of cc regfile writes 90611167Sjthestness@gmail.comsystem.cpu0.misc_regfile_reads 1443535644 # number of misc regfile reads 90711167Sjthestness@gmail.comsystem.cpu0.misc_regfile_writes 16079939 # number of misc regfile writes 90811167Sjthestness@gmail.comsystem.cpu0.dcache.tags.replacements 6407370 # number of replacements 90911167Sjthestness@gmail.comsystem.cpu0.dcache.tags.tagsinuse 508.018138 # Cycle average of tags in use 91011167Sjthestness@gmail.comsystem.cpu0.dcache.tags.total_refs 166146345 # Total number of references to valid blocks. 91111167Sjthestness@gmail.comsystem.cpu0.dcache.tags.sampled_refs 6407881 # Sample count of references to valid blocks. 91211167Sjthestness@gmail.comsystem.cpu0.dcache.tags.avg_refs 25.928438 # Average number of references to valid blocks. 91311138Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.warmup_cycle 2962355000 # Cycle when the warmup percentage was hit. 91411167Sjthestness@gmail.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 508.018138 # Average occupied blocks per requestor 91511167Sjthestness@gmail.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.992223 # Average percentage of cache occupancy 91611167Sjthestness@gmail.comsystem.cpu0.dcache.tags.occ_percent::total 0.992223 # Average percentage of cache occupancy 91711167Sjthestness@gmail.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id 91811167Sjthestness@gmail.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 248 # Occupied blocks per task id 91911167Sjthestness@gmail.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 223 # Occupied blocks per task id 92011167Sjthestness@gmail.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 40 # Occupied blocks per task id 92111167Sjthestness@gmail.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id 92211167Sjthestness@gmail.comsystem.cpu0.dcache.tags.tag_accesses 371124901 # Number of tag accesses 92311167Sjthestness@gmail.comsystem.cpu0.dcache.tags.data_accesses 371124901 # Number of data accesses 92411167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 87218466 # number of ReadReq hits 92511167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_hits::total 87218466 # number of ReadReq hits 92611167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 73809320 # number of WriteReq hits 92711167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_hits::total 73809320 # number of WriteReq hits 92811167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 228978 # number of SoftPFReq hits 92911167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_hits::total 228978 # number of SoftPFReq hits 93011167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_hits::cpu0.data 263867 # number of WriteLineReq hits 93111167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_hits::total 263867 # number of WriteLineReq hits 93211167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1900288 # number of LoadLockedReq hits 93311167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_hits::total 1900288 # number of LoadLockedReq hits 93411167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1938762 # number of StoreCondReq hits 93511167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_hits::total 1938762 # number of StoreCondReq hits 93611167Sjthestness@gmail.comsystem.cpu0.dcache.demand_hits::cpu0.data 161027786 # number of demand (read+write) hits 93711167Sjthestness@gmail.comsystem.cpu0.dcache.demand_hits::total 161027786 # number of demand (read+write) hits 93811167Sjthestness@gmail.comsystem.cpu0.dcache.overall_hits::cpu0.data 161256764 # number of overall hits 93911167Sjthestness@gmail.comsystem.cpu0.dcache.overall_hits::total 161256764 # number of overall hits 94011167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 7088028 # number of ReadReq misses 94111167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_misses::total 7088028 # number of ReadReq misses 94211167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 7798635 # number of WriteReq misses 94311167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_misses::total 7798635 # number of WriteReq misses 94411167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 740346 # number of SoftPFReq misses 94511167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_misses::total 740346 # number of SoftPFReq misses 94611167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_misses::cpu0.data 850980 # number of WriteLineReq misses 94711167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_misses::total 850980 # number of WriteLineReq misses 94811167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 273336 # number of LoadLockedReq misses 94911167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_misses::total 273336 # number of LoadLockedReq misses 95011167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 194663 # number of StoreCondReq misses 95111167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_misses::total 194663 # number of StoreCondReq misses 95211167Sjthestness@gmail.comsystem.cpu0.dcache.demand_misses::cpu0.data 14886663 # number of demand (read+write) misses 95311167Sjthestness@gmail.comsystem.cpu0.dcache.demand_misses::total 14886663 # number of demand (read+write) misses 95411167Sjthestness@gmail.comsystem.cpu0.dcache.overall_misses::cpu0.data 15627009 # number of overall misses 95511167Sjthestness@gmail.comsystem.cpu0.dcache.overall_misses::total 15627009 # number of overall misses 95611167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 124519522000 # number of ReadReq miss cycles 95711167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_miss_latency::total 124519522000 # number of ReadReq miss cycles 95811167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 171455239141 # number of WriteReq miss cycles 95911167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_miss_latency::total 171455239141 # number of WriteReq miss cycles 96011167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data 101116390498 # number of WriteLineReq miss cycles 96111167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_miss_latency::total 101116390498 # number of WriteLineReq miss cycles 96211167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 4428125500 # number of LoadLockedReq miss cycles 96311167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 4428125500 # number of LoadLockedReq miss cycles 96411167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4749567500 # number of StoreCondReq miss cycles 96511167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 4749567500 # number of StoreCondReq miss cycles 96611167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 4799500 # number of StoreCondFailReq miss cycles 96711167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 4799500 # number of StoreCondFailReq miss cycles 96811167Sjthestness@gmail.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 295974761141 # number of demand (read+write) miss cycles 96911167Sjthestness@gmail.comsystem.cpu0.dcache.demand_miss_latency::total 295974761141 # number of demand (read+write) miss cycles 97011167Sjthestness@gmail.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 295974761141 # number of overall miss cycles 97111167Sjthestness@gmail.comsystem.cpu0.dcache.overall_miss_latency::total 295974761141 # number of overall miss cycles 97211167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 94306494 # number of ReadReq accesses(hits+misses) 97311167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_accesses::total 94306494 # number of ReadReq accesses(hits+misses) 97411167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 81607955 # number of WriteReq accesses(hits+misses) 97511167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_accesses::total 81607955 # number of WriteReq accesses(hits+misses) 97611167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 969324 # number of SoftPFReq accesses(hits+misses) 97711167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_accesses::total 969324 # number of SoftPFReq accesses(hits+misses) 97811167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_accesses::cpu0.data 1114847 # number of WriteLineReq accesses(hits+misses) 97911167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_accesses::total 1114847 # number of WriteLineReq accesses(hits+misses) 98011167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2173624 # number of LoadLockedReq accesses(hits+misses) 98111167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 2173624 # number of LoadLockedReq accesses(hits+misses) 98211167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2133425 # number of StoreCondReq accesses(hits+misses) 98311167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_accesses::total 2133425 # number of StoreCondReq accesses(hits+misses) 98411167Sjthestness@gmail.comsystem.cpu0.dcache.demand_accesses::cpu0.data 175914449 # number of demand (read+write) accesses 98511167Sjthestness@gmail.comsystem.cpu0.dcache.demand_accesses::total 175914449 # number of demand (read+write) accesses 98611167Sjthestness@gmail.comsystem.cpu0.dcache.overall_accesses::cpu0.data 176883773 # number of overall (read+write) accesses 98711167Sjthestness@gmail.comsystem.cpu0.dcache.overall_accesses::total 176883773 # number of overall (read+write) accesses 98811167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.075159 # miss rate for ReadReq accesses 98911167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.075159 # miss rate for ReadReq accesses 99011167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.095562 # miss rate for WriteReq accesses 99111167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.095562 # miss rate for WriteReq accesses 99211167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.763776 # miss rate for SoftPFReq accesses 99311167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.763776 # miss rate for SoftPFReq accesses 99411167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data 0.763316 # miss rate for WriteLineReq accesses 99511167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_miss_rate::total 0.763316 # miss rate for WriteLineReq accesses 99611167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.125751 # miss rate for LoadLockedReq accesses 99711167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.125751 # miss rate for LoadLockedReq accesses 99811167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.091244 # miss rate for StoreCondReq accesses 99911167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.091244 # miss rate for StoreCondReq accesses 100011167Sjthestness@gmail.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.084624 # miss rate for demand accesses 100111167Sjthestness@gmail.comsystem.cpu0.dcache.demand_miss_rate::total 0.084624 # miss rate for demand accesses 100211167Sjthestness@gmail.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.088346 # miss rate for overall accesses 100311167Sjthestness@gmail.comsystem.cpu0.dcache.overall_miss_rate::total 0.088346 # miss rate for overall accesses 100411167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17567.583254 # average ReadReq miss latency 100511167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 17567.583254 # average ReadReq miss latency 100611167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 21985.288341 # average WriteReq miss latency 100711167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 21985.288341 # average WriteReq miss latency 100811167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 118823.462946 # average WriteLineReq miss latency 100911167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::total 118823.462946 # average WriteLineReq miss latency 101011167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 16200.301095 # average LoadLockedReq miss latency 101111167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16200.301095 # average LoadLockedReq miss latency 101211167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 24398.922754 # average StoreCondReq miss latency 101311167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24398.922754 # average StoreCondReq miss latency 101410576Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 101510576Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 101611167Sjthestness@gmail.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 19881.874208 # average overall miss latency 101711167Sjthestness@gmail.comsystem.cpu0.dcache.demand_avg_miss_latency::total 19881.874208 # average overall miss latency 101811167Sjthestness@gmail.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 18939.949490 # average overall miss latency 101911167Sjthestness@gmail.comsystem.cpu0.dcache.overall_avg_miss_latency::total 18939.949490 # average overall miss latency 102011167Sjthestness@gmail.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 31639371 # number of cycles access was blocked 102111167Sjthestness@gmail.comsystem.cpu0.dcache.blocked_cycles::no_targets 26128725 # number of cycles access was blocked 102211167Sjthestness@gmail.comsystem.cpu0.dcache.blocked::no_mshrs 779388 # number of cycles access was blocked 102311167Sjthestness@gmail.comsystem.cpu0.dcache.blocked::no_targets 763893 # number of cycles access was blocked 102411167Sjthestness@gmail.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs 40.595148 # average number of cycles each access was blocked 102511167Sjthestness@gmail.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets 34.204692 # average number of cycles each access was blocked 102610585Sandreas.hansson@arm.comsystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 102710576Sandreas.hansson@arm.comsystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 102811167Sjthestness@gmail.comsystem.cpu0.dcache.writebacks::writebacks 4315919 # number of writebacks 102911167Sjthestness@gmail.comsystem.cpu0.dcache.writebacks::total 4315919 # number of writebacks 103011167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 3584647 # number of ReadReq MSHR hits 103111167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 3584647 # number of ReadReq MSHR hits 103211167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 6264689 # number of WriteReq MSHR hits 103311167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 6264689 # number of WriteReq MSHR hits 103411167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data 4628 # number of WriteLineReq MSHR hits 103511167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::total 4628 # number of WriteLineReq MSHR hits 103611167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 139100 # number of LoadLockedReq MSHR hits 103711167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 139100 # number of LoadLockedReq MSHR hits 103811167Sjthestness@gmail.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 9849336 # number of demand (read+write) MSHR hits 103911167Sjthestness@gmail.comsystem.cpu0.dcache.demand_mshr_hits::total 9849336 # number of demand (read+write) MSHR hits 104011167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 9849336 # number of overall MSHR hits 104111167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_hits::total 9849336 # number of overall MSHR hits 104211167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 3503381 # number of ReadReq MSHR misses 104311167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 3503381 # number of ReadReq MSHR misses 104411167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1533946 # number of WriteReq MSHR misses 104511167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 1533946 # number of WriteReq MSHR misses 104611167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 733362 # number of SoftPFReq MSHR misses 104711167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::total 733362 # number of SoftPFReq MSHR misses 104811167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data 846352 # number of WriteLineReq MSHR misses 104911167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::total 846352 # number of WriteLineReq MSHR misses 105011167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 134236 # number of LoadLockedReq MSHR misses 105111167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 134236 # number of LoadLockedReq MSHR misses 105211167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 194661 # number of StoreCondReq MSHR misses 105311167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 194661 # number of StoreCondReq MSHR misses 105411167Sjthestness@gmail.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 5037327 # number of demand (read+write) MSHR misses 105511167Sjthestness@gmail.comsystem.cpu0.dcache.demand_mshr_misses::total 5037327 # number of demand (read+write) MSHR misses 105611167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 5770689 # number of overall MSHR misses 105711167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_misses::total 5770689 # number of overall MSHR misses 105811167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 33238 # number of ReadReq MSHR uncacheable 105911167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 33238 # number of ReadReq MSHR uncacheable 106011167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 33405 # number of WriteReq MSHR uncacheable 106111167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 33405 # number of WriteReq MSHR uncacheable 106211167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 66643 # number of overall MSHR uncacheable misses 106311167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 66643 # number of overall MSHR uncacheable misses 106411167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 56780867000 # number of ReadReq MSHR miss cycles 106511167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 56780867000 # number of ReadReq MSHR miss cycles 106611167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 38418617555 # number of WriteReq MSHR miss cycles 106711167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 38418617555 # number of WriteReq MSHR miss cycles 106811167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 19943250500 # number of SoftPFReq MSHR miss cycles 106911167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 19943250500 # number of SoftPFReq MSHR miss cycles 107011167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data 100022529998 # number of WriteLineReq MSHR miss cycles 107111167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::total 100022529998 # number of WriteLineReq MSHR miss cycles 107211167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1962249500 # number of LoadLockedReq MSHR miss cycles 107311167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1962249500 # number of LoadLockedReq MSHR miss cycles 107411167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 4554969500 # number of StoreCondReq MSHR miss cycles 107511167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 4554969500 # number of StoreCondReq MSHR miss cycles 107611167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 4736500 # number of StoreCondFailReq MSHR miss cycles 107711167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 4736500 # number of StoreCondFailReq MSHR miss cycles 107811167Sjthestness@gmail.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 95199484555 # number of demand (read+write) MSHR miss cycles 107911167Sjthestness@gmail.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 95199484555 # number of demand (read+write) MSHR miss cycles 108011167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 115142735055 # number of overall MSHR miss cycles 108111167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 115142735055 # number of overall MSHR miss cycles 108211167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5997592500 # number of ReadReq MSHR uncacheable cycles 108311167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5997592500 # number of ReadReq MSHR uncacheable cycles 108411167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5944742000 # number of WriteReq MSHR uncacheable cycles 108511167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5944742000 # number of WriteReq MSHR uncacheable cycles 108611167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 11942334500 # number of overall MSHR uncacheable cycles 108711167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 11942334500 # number of overall MSHR uncacheable cycles 108811167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.037149 # mshr miss rate for ReadReq accesses 108911167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.037149 # mshr miss rate for ReadReq accesses 109011167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018797 # mshr miss rate for WriteReq accesses 109111167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018797 # mshr miss rate for WriteReq accesses 109211167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.756571 # mshr miss rate for SoftPFReq accesses 109311167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.756571 # mshr miss rate for SoftPFReq accesses 109411167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data 0.759164 # mshr miss rate for WriteLineReq accesses 109511167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::total 0.759164 # mshr miss rate for WriteLineReq accesses 109611167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.061757 # mshr miss rate for LoadLockedReq accesses 109711167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.061757 # mshr miss rate for LoadLockedReq accesses 109811167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.091243 # mshr miss rate for StoreCondReq accesses 109911167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.091243 # mshr miss rate for StoreCondReq accesses 110011167Sjthestness@gmail.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028635 # mshr miss rate for demand accesses 110111167Sjthestness@gmail.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.028635 # mshr miss rate for demand accesses 110211167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.032624 # mshr miss rate for overall accesses 110311167Sjthestness@gmail.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.032624 # mshr miss rate for overall accesses 110411167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16207.448462 # average ReadReq mshr miss latency 110511167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16207.448462 # average ReadReq mshr miss latency 110611167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 25045.612789 # average WriteReq mshr miss latency 110711167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25045.612789 # average WriteReq mshr miss latency 110811167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 27194.278542 # average SoftPFReq mshr miss latency 110911167Sjthestness@gmail.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 27194.278542 # average SoftPFReq mshr miss latency 111011167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 118180.768756 # average WriteLineReq mshr miss latency 111111167Sjthestness@gmail.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 118180.768756 # average WriteLineReq mshr miss latency 111211167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14617.908013 # average LoadLockedReq mshr miss latency 111311167Sjthestness@gmail.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14617.908013 # average LoadLockedReq mshr miss latency 111411167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 23399.497074 # average StoreCondReq mshr miss latency 111511167Sjthestness@gmail.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23399.497074 # average StoreCondReq mshr miss latency 111610576Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 111710576Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 111811167Sjthestness@gmail.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18898.809737 # average overall mshr miss latency 111911167Sjthestness@gmail.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 18898.809737 # average overall mshr miss latency 112011167Sjthestness@gmail.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19953.030748 # average overall mshr miss latency 112111167Sjthestness@gmail.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 19953.030748 # average overall mshr miss latency 112211167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 180443.844395 # average ReadReq mshr uncacheable latency 112311167Sjthestness@gmail.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180443.844395 # average ReadReq mshr uncacheable latency 112411167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 177959.646759 # average WriteReq mshr uncacheable latency 112511167Sjthestness@gmail.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 177959.646759 # average WriteReq mshr uncacheable latency 112611167Sjthestness@gmail.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 179198.633015 # average overall mshr uncacheable latency 112711167Sjthestness@gmail.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 179198.633015 # average overall mshr uncacheable latency 112810576Sandreas.hansson@arm.comsystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 112911167Sjthestness@gmail.comsystem.cpu0.icache.tags.replacements 6757482 # number of replacements 113011167Sjthestness@gmail.comsystem.cpu0.icache.tags.tagsinuse 511.935144 # Cycle average of tags in use 113111167Sjthestness@gmail.comsystem.cpu0.icache.tags.total_refs 224272608 # Total number of references to valid blocks. 113211167Sjthestness@gmail.comsystem.cpu0.icache.tags.sampled_refs 6757994 # Sample count of references to valid blocks. 113311167Sjthestness@gmail.comsystem.cpu0.icache.tags.avg_refs 33.186269 # Average number of references to valid blocks. 113411138Sandreas.hansson@arm.comsystem.cpu0.icache.tags.warmup_cycle 22852216000 # Cycle when the warmup percentage was hit. 113511167Sjthestness@gmail.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.935144 # Average occupied blocks per requestor 113611138Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999873 # Average percentage of cache occupancy 113711138Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999873 # Average percentage of cache occupancy 113810576Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 113911167Sjthestness@gmail.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 191 # Occupied blocks per task id 114011167Sjthestness@gmail.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 239 # Occupied blocks per task id 114111167Sjthestness@gmail.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::2 82 # Occupied blocks per task id 114210576Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 114311167Sjthestness@gmail.comsystem.cpu0.icache.tags.tag_accesses 469620349 # Number of tag accesses 114411167Sjthestness@gmail.comsystem.cpu0.icache.tags.data_accesses 469620349 # Number of data accesses 114511167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 224272608 # number of ReadReq hits 114611167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_hits::total 224272608 # number of ReadReq hits 114711167Sjthestness@gmail.comsystem.cpu0.icache.demand_hits::cpu0.inst 224272608 # number of demand (read+write) hits 114811167Sjthestness@gmail.comsystem.cpu0.icache.demand_hits::total 224272608 # number of demand (read+write) hits 114911167Sjthestness@gmail.comsystem.cpu0.icache.overall_hits::cpu0.inst 224272608 # number of overall hits 115011167Sjthestness@gmail.comsystem.cpu0.icache.overall_hits::total 224272608 # number of overall hits 115111167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 7158551 # number of ReadReq misses 115211167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_misses::total 7158551 # number of ReadReq misses 115311167Sjthestness@gmail.comsystem.cpu0.icache.demand_misses::cpu0.inst 7158551 # number of demand (read+write) misses 115411167Sjthestness@gmail.comsystem.cpu0.icache.demand_misses::total 7158551 # number of demand (read+write) misses 115511167Sjthestness@gmail.comsystem.cpu0.icache.overall_misses::cpu0.inst 7158551 # number of overall misses 115611167Sjthestness@gmail.comsystem.cpu0.icache.overall_misses::total 7158551 # number of overall misses 115711167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 82703845756 # number of ReadReq miss cycles 115811167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_miss_latency::total 82703845756 # number of ReadReq miss cycles 115911167Sjthestness@gmail.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 82703845756 # number of demand (read+write) miss cycles 116011167Sjthestness@gmail.comsystem.cpu0.icache.demand_miss_latency::total 82703845756 # number of demand (read+write) miss cycles 116111167Sjthestness@gmail.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 82703845756 # number of overall miss cycles 116211167Sjthestness@gmail.comsystem.cpu0.icache.overall_miss_latency::total 82703845756 # number of overall miss cycles 116311167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 231431159 # number of ReadReq accesses(hits+misses) 116411167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_accesses::total 231431159 # number of ReadReq accesses(hits+misses) 116511167Sjthestness@gmail.comsystem.cpu0.icache.demand_accesses::cpu0.inst 231431159 # number of demand (read+write) accesses 116611167Sjthestness@gmail.comsystem.cpu0.icache.demand_accesses::total 231431159 # number of demand (read+write) accesses 116711167Sjthestness@gmail.comsystem.cpu0.icache.overall_accesses::cpu0.inst 231431159 # number of overall (read+write) accesses 116811167Sjthestness@gmail.comsystem.cpu0.icache.overall_accesses::total 231431159 # number of overall (read+write) accesses 116911167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.030932 # miss rate for ReadReq accesses 117011167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.030932 # miss rate for ReadReq accesses 117111167Sjthestness@gmail.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.030932 # miss rate for demand accesses 117211167Sjthestness@gmail.comsystem.cpu0.icache.demand_miss_rate::total 0.030932 # miss rate for demand accesses 117311167Sjthestness@gmail.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.030932 # miss rate for overall accesses 117411167Sjthestness@gmail.comsystem.cpu0.icache.overall_miss_rate::total 0.030932 # miss rate for overall accesses 117511167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 11553.154508 # average ReadReq miss latency 117611167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 11553.154508 # average ReadReq miss latency 117711167Sjthestness@gmail.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 11553.154508 # average overall miss latency 117811167Sjthestness@gmail.comsystem.cpu0.icache.demand_avg_miss_latency::total 11553.154508 # average overall miss latency 117911167Sjthestness@gmail.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 11553.154508 # average overall miss latency 118011167Sjthestness@gmail.comsystem.cpu0.icache.overall_avg_miss_latency::total 11553.154508 # average overall miss latency 118111167Sjthestness@gmail.comsystem.cpu0.icache.blocked_cycles::no_mshrs 13180342 # number of cycles access was blocked 118211167Sjthestness@gmail.comsystem.cpu0.icache.blocked_cycles::no_targets 1608 # number of cycles access was blocked 118311167Sjthestness@gmail.comsystem.cpu0.icache.blocked::no_mshrs 863819 # number of cycles access was blocked 118411167Sjthestness@gmail.comsystem.cpu0.icache.blocked::no_targets 14 # number of cycles access was blocked 118511167Sjthestness@gmail.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs 15.258222 # average number of cycles each access was blocked 118611167Sjthestness@gmail.comsystem.cpu0.icache.avg_blocked_cycles::no_targets 114.857143 # average number of cycles each access was blocked 118710576Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 118810576Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 118911167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 400520 # number of ReadReq MSHR hits 119011167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_mshr_hits::total 400520 # number of ReadReq MSHR hits 119111167Sjthestness@gmail.comsystem.cpu0.icache.demand_mshr_hits::cpu0.inst 400520 # number of demand (read+write) MSHR hits 119211167Sjthestness@gmail.comsystem.cpu0.icache.demand_mshr_hits::total 400520 # number of demand (read+write) MSHR hits 119311167Sjthestness@gmail.comsystem.cpu0.icache.overall_mshr_hits::cpu0.inst 400520 # number of overall MSHR hits 119411167Sjthestness@gmail.comsystem.cpu0.icache.overall_mshr_hits::total 400520 # number of overall MSHR hits 119511167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 6758031 # number of ReadReq MSHR misses 119611167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_mshr_misses::total 6758031 # number of ReadReq MSHR misses 119711167Sjthestness@gmail.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 6758031 # number of demand (read+write) MSHR misses 119811167Sjthestness@gmail.comsystem.cpu0.icache.demand_mshr_misses::total 6758031 # number of demand (read+write) MSHR misses 119911167Sjthestness@gmail.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 6758031 # number of overall MSHR misses 120011167Sjthestness@gmail.comsystem.cpu0.icache.overall_mshr_misses::total 6758031 # number of overall MSHR misses 120110827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 21294 # number of ReadReq MSHR uncacheable 120210827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::total 21294 # number of ReadReq MSHR uncacheable 120310827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 21294 # number of overall MSHR uncacheable misses 120410827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::total 21294 # number of overall MSHR uncacheable misses 120511167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 74295068991 # number of ReadReq MSHR miss cycles 120611167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 74295068991 # number of ReadReq MSHR miss cycles 120711167Sjthestness@gmail.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 74295068991 # number of demand (read+write) MSHR miss cycles 120811167Sjthestness@gmail.comsystem.cpu0.icache.demand_mshr_miss_latency::total 74295068991 # number of demand (read+write) MSHR miss cycles 120911167Sjthestness@gmail.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 74295068991 # number of overall MSHR miss cycles 121011167Sjthestness@gmail.comsystem.cpu0.icache.overall_mshr_miss_latency::total 74295068991 # number of overall MSHR miss cycles 121111138Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 2939725498 # number of ReadReq MSHR uncacheable cycles 121211138Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 2939725498 # number of ReadReq MSHR uncacheable cycles 121311138Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 2939725498 # number of overall MSHR uncacheable cycles 121411138Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 2939725498 # number of overall MSHR uncacheable cycles 121511167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.029201 # mshr miss rate for ReadReq accesses 121611167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.029201 # mshr miss rate for ReadReq accesses 121711167Sjthestness@gmail.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.029201 # mshr miss rate for demand accesses 121811167Sjthestness@gmail.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.029201 # mshr miss rate for demand accesses 121911167Sjthestness@gmail.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.029201 # mshr miss rate for overall accesses 122011167Sjthestness@gmail.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.029201 # mshr miss rate for overall accesses 122111167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10993.596950 # average ReadReq mshr miss latency 122211167Sjthestness@gmail.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10993.596950 # average ReadReq mshr miss latency 122311167Sjthestness@gmail.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10993.596950 # average overall mshr miss latency 122411167Sjthestness@gmail.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 10993.596950 # average overall mshr miss latency 122511167Sjthestness@gmail.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10993.596950 # average overall mshr miss latency 122611167Sjthestness@gmail.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 10993.596950 # average overall mshr miss latency 122711138Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 138054.170095 # average ReadReq mshr uncacheable latency 122811138Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 138054.170095 # average ReadReq mshr uncacheable latency 122911138Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 138054.170095 # average overall mshr uncacheable latency 123011138Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 138054.170095 # average overall mshr uncacheable latency 123110576Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 123211167Sjthestness@gmail.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 8609545 # number of hwpf issued 123311167Sjthestness@gmail.comsystem.cpu0.l2cache.prefetcher.pfIdentified 8618519 # number of prefetch candidates identified 123411167Sjthestness@gmail.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 8045 # number of redundant prefetches already in prefetch queue 123510628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 123610628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 123711167Sjthestness@gmail.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 1094401 # number of prefetches not generated due to page crossing 123811167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.replacements 2903307 # number of replacements 123911167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.tagsinuse 16246.409963 # Cycle average of tags in use 124011167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.total_refs 22353900 # Total number of references to valid blocks. 124111167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.sampled_refs 2918996 # Sample count of references to valid blocks. 124211167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.avg_refs 7.658078 # Average number of references to valid blocks. 124311138Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 21271828500 # Cycle when the warmup percentage was hit. 124411167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 7113.964436 # Average occupied blocks per requestor 124511167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 80.712375 # Average occupied blocks per requestor 124611167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 97.665127 # Average occupied blocks per requestor 124711167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.inst 4225.088231 # Average occupied blocks per requestor 124811167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.data 3888.580421 # Average occupied blocks per requestor 124911167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 840.399372 # Average occupied blocks per requestor 125011167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.434202 # Average percentage of cache occupancy 125111167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.004926 # Average percentage of cache occupancy 125211167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.005961 # Average percentage of cache occupancy 125311167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.257879 # Average percentage of cache occupancy 125411167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.data 0.237340 # Average percentage of cache occupancy 125511167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.051294 # Average percentage of cache occupancy 125611167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_percent::total 0.991602 # Average percentage of cache occupancy 125711167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 1391 # Occupied blocks per task id 125811167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 88 # Occupied blocks per task id 125911167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 14210 # Occupied blocks per task id 126011167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::0 4 # Occupied blocks per task id 126111167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::1 134 # Occupied blocks per task id 126211167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 197 # Occupied blocks per task id 126311167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 595 # Occupied blocks per task id 126411167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 461 # Occupied blocks per task id 126511167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::1 5 # Occupied blocks per task id 126611167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 66 # Occupied blocks per task id 126711167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 7 # Occupied blocks per task id 126811167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 10 # Occupied blocks per task id 126911167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 177 # Occupied blocks per task id 127011167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 745 # Occupied blocks per task id 127111167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 4851 # Occupied blocks per task id 127211167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 4773 # Occupied blocks per task id 127311167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 3664 # Occupied blocks per task id 127411167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.084900 # Percentage of cache occupancy per task id 127511167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.005371 # Percentage of cache occupancy per task id 127611167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.867310 # Percentage of cache occupancy per task id 127711167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.tag_accesses 448966117 # Number of tag accesses 127811167Sjthestness@gmail.comsystem.cpu0.l2cache.tags.data_accesses 448966117 # Number of data accesses 127911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 605202 # number of ReadReq hits 128011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 189837 # number of ReadReq hits 128111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_hits::total 795039 # number of ReadReq hits 128211167Sjthestness@gmail.comsystem.cpu0.l2cache.Writeback_hits::writebacks 4315912 # number of Writeback hits 128311167Sjthestness@gmail.comsystem.cpu0.l2cache.Writeback_hits::total 4315912 # number of Writeback hits 128411167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 110882 # number of UpgradeReq hits 128511167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_hits::total 110882 # number of UpgradeReq hits 128611167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 36120 # number of SCUpgradeReq hits 128711167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_hits::total 36120 # number of SCUpgradeReq hits 128811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 962986 # number of ReadExReq hits 128911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_hits::total 962986 # number of ReadExReq hits 129011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 6062865 # number of ReadCleanReq hits 129111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_hits::total 6062865 # number of ReadCleanReq hits 129211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 3276140 # number of ReadSharedReq hits 129311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_hits::total 3276140 # number of ReadSharedReq hits 129411167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_hits::cpu0.data 213470 # number of InvalidateReq hits 129511167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_hits::total 213470 # number of InvalidateReq hits 129611167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 605202 # number of demand (read+write) hits 129711167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 189837 # number of demand (read+write) hits 129811167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 6062865 # number of demand (read+write) hits 129911167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_hits::cpu0.data 4239126 # number of demand (read+write) hits 130011167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_hits::total 11097030 # number of demand (read+write) hits 130111167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 605202 # number of overall hits 130211167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 189837 # number of overall hits 130311167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 6062865 # number of overall hits 130411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_hits::cpu0.data 4239126 # number of overall hits 130511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_hits::total 11097030 # number of overall hits 130611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 13783 # number of ReadReq misses 130711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 10250 # number of ReadReq misses 130811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_misses::total 24033 # number of ReadReq misses 130911167Sjthestness@gmail.comsystem.cpu0.l2cache.Writeback_misses::writebacks 1 # number of Writeback misses 131011167Sjthestness@gmail.comsystem.cpu0.l2cache.Writeback_misses::total 1 # number of Writeback misses 131111167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 133626 # number of UpgradeReq misses 131211167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_misses::total 133626 # number of UpgradeReq misses 131311167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 158531 # number of SCUpgradeReq misses 131411167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 158531 # number of SCUpgradeReq misses 131511167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 10 # number of SCUpgradeFailReq misses 131611167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 10 # number of SCUpgradeFailReq misses 131711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 336962 # number of ReadExReq misses 131811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_misses::total 336962 # number of ReadExReq misses 131911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 695135 # number of ReadCleanReq misses 132011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_misses::total 695135 # number of ReadCleanReq misses 132111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 1092519 # number of ReadSharedReq misses 132211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_misses::total 1092519 # number of ReadSharedReq misses 132311167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_misses::cpu0.data 631427 # number of InvalidateReq misses 132411167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_misses::total 631427 # number of InvalidateReq misses 132511167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 13783 # number of demand (read+write) misses 132611167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 10250 # number of demand (read+write) misses 132711167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 695135 # number of demand (read+write) misses 132811167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_misses::cpu0.data 1429481 # number of demand (read+write) misses 132911167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_misses::total 2148649 # number of demand (read+write) misses 133011167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 13783 # number of overall misses 133111167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 10250 # number of overall misses 133211167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 695135 # number of overall misses 133311167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_misses::cpu0.data 1429481 # number of overall misses 133411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_misses::total 2148649 # number of overall misses 133511167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 679881500 # number of ReadReq miss cycles 133611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 586856000 # number of ReadReq miss cycles 133711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_miss_latency::total 1266737500 # number of ReadReq miss cycles 133811167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 4146846499 # number of UpgradeReq miss cycles 133911167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::total 4146846499 # number of UpgradeReq miss cycles 134011167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 3851336998 # number of SCUpgradeReq miss cycles 134111167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 3851336998 # number of SCUpgradeReq miss cycles 134211167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 4641499 # number of SCUpgradeFailReq miss cycles 134311167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 4641499 # number of SCUpgradeFailReq miss cycles 134411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 22977113499 # number of ReadExReq miss cycles 134511167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_miss_latency::total 22977113499 # number of ReadExReq miss cycles 134611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 27999451498 # number of ReadCleanReq miss cycles 134711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::total 27999451498 # number of ReadCleanReq miss cycles 134811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 50408930969 # number of ReadSharedReq miss cycles 134911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::total 50408930969 # number of ReadSharedReq miss cycles 135011167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data 96428495994 # number of InvalidateReq miss cycles 135111167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::total 96428495994 # number of InvalidateReq miss cycles 135211167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 679881500 # number of demand (read+write) miss cycles 135311167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 586856000 # number of demand (read+write) miss cycles 135411167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 27999451498 # number of demand (read+write) miss cycles 135511167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.data 73386044468 # number of demand (read+write) miss cycles 135611167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_latency::total 102652233466 # number of demand (read+write) miss cycles 135711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 679881500 # number of overall miss cycles 135811167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 586856000 # number of overall miss cycles 135911167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 27999451498 # number of overall miss cycles 136011167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.data 73386044468 # number of overall miss cycles 136111167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_latency::total 102652233466 # number of overall miss cycles 136211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 618985 # number of ReadReq accesses(hits+misses) 136311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 200087 # number of ReadReq accesses(hits+misses) 136411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_accesses::total 819072 # number of ReadReq accesses(hits+misses) 136511167Sjthestness@gmail.comsystem.cpu0.l2cache.Writeback_accesses::writebacks 4315913 # number of Writeback accesses(hits+misses) 136611167Sjthestness@gmail.comsystem.cpu0.l2cache.Writeback_accesses::total 4315913 # number of Writeback accesses(hits+misses) 136711167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 244508 # number of UpgradeReq accesses(hits+misses) 136811167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 244508 # number of UpgradeReq accesses(hits+misses) 136911167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 194651 # number of SCUpgradeReq accesses(hits+misses) 137011167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 194651 # number of SCUpgradeReq accesses(hits+misses) 137111167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 10 # number of SCUpgradeFailReq accesses(hits+misses) 137211167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 10 # number of SCUpgradeFailReq accesses(hits+misses) 137311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1299948 # number of ReadExReq accesses(hits+misses) 137411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_accesses::total 1299948 # number of ReadExReq accesses(hits+misses) 137511167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 6758000 # number of ReadCleanReq accesses(hits+misses) 137611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_accesses::total 6758000 # number of ReadCleanReq accesses(hits+misses) 137711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 4368659 # number of ReadSharedReq accesses(hits+misses) 137811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_accesses::total 4368659 # number of ReadSharedReq accesses(hits+misses) 137911167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_accesses::cpu0.data 844897 # number of InvalidateReq accesses(hits+misses) 138011167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_accesses::total 844897 # number of InvalidateReq accesses(hits+misses) 138111167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 618985 # number of demand (read+write) accesses 138211167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 200087 # number of demand (read+write) accesses 138311167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 6758000 # number of demand (read+write) accesses 138411167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 5668607 # number of demand (read+write) accesses 138511167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_accesses::total 13245679 # number of demand (read+write) accesses 138611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 618985 # number of overall (read+write) accesses 138711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 200087 # number of overall (read+write) accesses 138811167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 6758000 # number of overall (read+write) accesses 138911167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 5668607 # number of overall (read+write) accesses 139011167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_accesses::total 13245679 # number of overall (read+write) accesses 139111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.022267 # miss rate for ReadReq accesses 139211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.051228 # miss rate for ReadReq accesses 139311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.029342 # miss rate for ReadReq accesses 139411103Snilay@cs.wisc.edusystem.cpu0.l2cache.Writeback_miss_rate::writebacks 0.000000 # miss rate for Writeback accesses 139511103Snilay@cs.wisc.edusystem.cpu0.l2cache.Writeback_miss_rate::total 0.000000 # miss rate for Writeback accesses 139611167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.546510 # miss rate for UpgradeReq accesses 139711167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.546510 # miss rate for UpgradeReq accesses 139811167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.814437 # miss rate for SCUpgradeReq accesses 139911167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.814437 # miss rate for SCUpgradeReq accesses 140010576Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 140110576Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 140211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.259212 # miss rate for ReadExReq accesses 140311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.259212 # miss rate for ReadExReq accesses 140411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.102861 # miss rate for ReadCleanReq accesses 140511167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.102861 # miss rate for ReadCleanReq accesses 140611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.250081 # miss rate for ReadSharedReq accesses 140711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.250081 # miss rate for ReadSharedReq accesses 140811167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data 0.747342 # miss rate for InvalidateReq accesses 140911167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::total 0.747342 # miss rate for InvalidateReq accesses 141011167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.022267 # miss rate for demand accesses 141111167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.051228 # miss rate for demand accesses 141211167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.102861 # miss rate for demand accesses 141311167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.252175 # miss rate for demand accesses 141411167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_miss_rate::total 0.162215 # miss rate for demand accesses 141511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.022267 # miss rate for overall accesses 141611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.051228 # miss rate for overall accesses 141711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.102861 # miss rate for overall accesses 141811167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.252175 # miss rate for overall accesses 141911167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_miss_rate::total 0.162215 # miss rate for overall accesses 142011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 49327.541174 # average ReadReq miss latency 142111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 57254.243902 # average ReadReq miss latency 142211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 52708.255316 # average ReadReq miss latency 142311167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 31033.230801 # average UpgradeReq miss latency 142411167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 31033.230801 # average UpgradeReq miss latency 142511167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 24293.904650 # average SCUpgradeReq miss latency 142611167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 24293.904650 # average SCUpgradeReq miss latency 142711167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 464149.900000 # average SCUpgradeFailReq miss latency 142811167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 464149.900000 # average SCUpgradeFailReq miss latency 142911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 68189.034666 # average ReadExReq miss latency 143011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 68189.034666 # average ReadExReq miss latency 143111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 40279.156564 # average ReadCleanReq miss latency 143211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 40279.156564 # average ReadCleanReq miss latency 143311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 46140.095476 # average ReadSharedReq miss latency 143411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 46140.095476 # average ReadSharedReq miss latency 143511167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data 152715.192721 # average InvalidateReq miss latency 143611167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::total 152715.192721 # average InvalidateReq miss latency 143711167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 49327.541174 # average overall miss latency 143811167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 57254.243902 # average overall miss latency 143911167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 40279.156564 # average overall miss latency 144011167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 51337.544513 # average overall miss latency 144111167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_miss_latency::total 47775.245499 # average overall miss latency 144211167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 49327.541174 # average overall miss latency 144311167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 57254.243902 # average overall miss latency 144411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 40279.156564 # average overall miss latency 144511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 51337.544513 # average overall miss latency 144611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_miss_latency::total 47775.245499 # average overall miss latency 144711167Sjthestness@gmail.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 4122 # number of cycles access was blocked 144810576Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 144911167Sjthestness@gmail.comsystem.cpu0.l2cache.blocked::no_mshrs 26 # number of cycles access was blocked 145010576Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 145111167Sjthestness@gmail.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs 158.538462 # average number of cycles each access was blocked 145210576Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 145310576Sandreas.hansson@arm.comsystem.cpu0.l2cache.fast_writes 0 # number of fast writes performed 145410576Sandreas.hansson@arm.comsystem.cpu0.l2cache.cache_copies 0 # number of cache copies performed 145511167Sjthestness@gmail.comsystem.cpu0.l2cache.writebacks::writebacks 1567709 # number of writebacks 145611167Sjthestness@gmail.comsystem.cpu0.l2cache.writebacks::total 1567709 # number of writebacks 145711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker 6 # number of ReadReq MSHR hits 145811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 165 # number of ReadReq MSHR hits 145911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_hits::total 171 # number of ReadReq MSHR hits 146011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 67086 # number of ReadExReq MSHR hits 146111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::total 67086 # number of ReadExReq MSHR hits 146211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst 4 # number of ReadCleanReq MSHR hits 146311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::total 4 # number of ReadCleanReq MSHR hits 146411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 8307 # number of ReadSharedReq MSHR hits 146511167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::total 8307 # number of ReadSharedReq MSHR hits 146611167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker 6 # number of demand (read+write) MSHR hits 146711167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 165 # number of demand (read+write) MSHR hits 146811167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.inst 4 # number of demand (read+write) MSHR hits 146911167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 75393 # number of demand (read+write) MSHR hits 147011167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_hits::total 75568 # number of demand (read+write) MSHR hits 147111167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker 6 # number of overall MSHR hits 147211167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 165 # number of overall MSHR hits 147311167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.inst 4 # number of overall MSHR hits 147411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 75393 # number of overall MSHR hits 147511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_hits::total 75568 # number of overall MSHR hits 147611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 13777 # number of ReadReq MSHR misses 147711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 10085 # number of ReadReq MSHR misses 147811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_misses::total 23862 # number of ReadReq MSHR misses 147911167Sjthestness@gmail.comsystem.cpu0.l2cache.Writeback_mshr_misses::writebacks 1 # number of Writeback MSHR misses 148011167Sjthestness@gmail.comsystem.cpu0.l2cache.Writeback_mshr_misses::total 1 # number of Writeback MSHR misses 148111167Sjthestness@gmail.comsystem.cpu0.l2cache.CleanEvict_mshr_misses::writebacks 118847 # number of CleanEvict MSHR misses 148211167Sjthestness@gmail.comsystem.cpu0.l2cache.CleanEvict_mshr_misses::total 118847 # number of CleanEvict MSHR misses 148311167Sjthestness@gmail.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 832278 # number of HardPFReq MSHR misses 148411167Sjthestness@gmail.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::total 832278 # number of HardPFReq MSHR misses 148511167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 133626 # number of UpgradeReq MSHR misses 148611167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 133626 # number of UpgradeReq MSHR misses 148711167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 158531 # number of SCUpgradeReq MSHR misses 148811167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 158531 # number of SCUpgradeReq MSHR misses 148911167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 10 # number of SCUpgradeFailReq MSHR misses 149011167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 10 # number of SCUpgradeFailReq MSHR misses 149111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 269876 # number of ReadExReq MSHR misses 149211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::total 269876 # number of ReadExReq MSHR misses 149311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 695131 # number of ReadCleanReq MSHR misses 149411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::total 695131 # number of ReadCleanReq MSHR misses 149511167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 1084212 # number of ReadSharedReq MSHR misses 149611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::total 1084212 # number of ReadSharedReq MSHR misses 149711167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data 631427 # number of InvalidateReq MSHR misses 149811167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::total 631427 # number of InvalidateReq MSHR misses 149911167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 13777 # number of demand (read+write) MSHR misses 150011167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 10085 # number of demand (read+write) MSHR misses 150111167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 695131 # number of demand (read+write) MSHR misses 150211167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1354088 # number of demand (read+write) MSHR misses 150311167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_misses::total 2073081 # number of demand (read+write) MSHR misses 150411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 13777 # number of overall MSHR misses 150511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 10085 # number of overall MSHR misses 150611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 695131 # number of overall MSHR misses 150711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1354088 # number of overall MSHR misses 150811167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 832278 # number of overall MSHR misses 150911167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_misses::total 2905359 # number of overall MSHR misses 151010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 21294 # number of ReadReq MSHR uncacheable 151111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 33238 # number of ReadReq MSHR uncacheable 151211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::total 54532 # number of ReadReq MSHR uncacheable 151311167Sjthestness@gmail.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 33405 # number of WriteReq MSHR uncacheable 151411167Sjthestness@gmail.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::total 33405 # number of WriteReq MSHR uncacheable 151510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 21294 # number of overall MSHR uncacheable misses 151611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 66643 # number of overall MSHR uncacheable misses 151711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::total 87937 # number of overall MSHR uncacheable misses 151811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 597098000 # number of ReadReq MSHR miss cycles 151911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 519597500 # number of ReadReq MSHR miss cycles 152011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 1116695500 # number of ReadReq MSHR miss cycles 152111167Sjthestness@gmail.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 67202265861 # number of HardPFReq MSHR miss cycles 152211167Sjthestness@gmail.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 67202265861 # number of HardPFReq MSHR miss cycles 152311167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 4741207495 # number of UpgradeReq MSHR miss cycles 152411167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 4741207495 # number of UpgradeReq MSHR miss cycles 152511167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 3076689494 # number of SCUpgradeReq MSHR miss cycles 152611167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 3076689494 # number of SCUpgradeReq MSHR miss cycles 152711167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 4263499 # number of SCUpgradeFailReq MSHR miss cycles 152811167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 4263499 # number of SCUpgradeFailReq MSHR miss cycles 152911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 17260521499 # number of ReadExReq MSHR miss cycles 153011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 17260521499 # number of ReadExReq MSHR miss cycles 153111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 23828492498 # number of ReadCleanReq MSHR miss cycles 153211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 23828492498 # number of ReadCleanReq MSHR miss cycles 153311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 43284601971 # number of ReadSharedReq MSHR miss cycles 153411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 43284601971 # number of ReadSharedReq MSHR miss cycles 153511167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data 92639933994 # number of InvalidateReq MSHR miss cycles 153611167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total 92639933994 # number of InvalidateReq MSHR miss cycles 153711167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 597098000 # number of demand (read+write) MSHR miss cycles 153811167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 519597500 # number of demand (read+write) MSHR miss cycles 153911167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 23828492498 # number of demand (read+write) MSHR miss cycles 154011167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 60545123470 # number of demand (read+write) MSHR miss cycles 154111167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_latency::total 85490311468 # number of demand (read+write) MSHR miss cycles 154211167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 597098000 # number of overall MSHR miss cycles 154311167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 519597500 # number of overall MSHR miss cycles 154411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 23828492498 # number of overall MSHR miss cycles 154511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 60545123470 # number of overall MSHR miss cycles 154611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 67202265861 # number of overall MSHR miss cycles 154711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_latency::total 152692577329 # number of overall MSHR miss cycles 154811138Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 2780019500 # number of ReadReq MSHR uncacheable cycles 154911167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5731623000 # number of ReadReq MSHR uncacheable cycles 155011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 8511642500 # number of ReadReq MSHR uncacheable cycles 155111167Sjthestness@gmail.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 5688753467 # number of WriteReq MSHR uncacheable cycles 155211167Sjthestness@gmail.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 5688753467 # number of WriteReq MSHR uncacheable cycles 155311138Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 2780019500 # number of overall MSHR uncacheable cycles 155411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 11420376467 # number of overall MSHR uncacheable cycles 155511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 14200395967 # number of overall MSHR uncacheable cycles 155611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.022257 # mshr miss rate for ReadReq accesses 155711167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.050403 # mshr miss rate for ReadReq accesses 155811167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.029133 # mshr miss rate for ReadReq accesses 155911103Snilay@cs.wisc.edusystem.cpu0.l2cache.Writeback_mshr_miss_rate::writebacks 0.000000 # mshr miss rate for Writeback accesses 156011103Snilay@cs.wisc.edusystem.cpu0.l2cache.Writeback_mshr_miss_rate::total 0.000000 # mshr miss rate for Writeback accesses 156110892Sandreas.hansson@arm.comsystem.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 156210892Sandreas.hansson@arm.comsystem.cpu0.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 156310576Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 156410576Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 156511167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.546510 # mshr miss rate for UpgradeReq accesses 156611167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.546510 # mshr miss rate for UpgradeReq accesses 156711167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.814437 # mshr miss rate for SCUpgradeReq accesses 156811167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.814437 # mshr miss rate for SCUpgradeReq accesses 156910576Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 157010576Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 157111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.207605 # mshr miss rate for ReadExReq accesses 157211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.207605 # mshr miss rate for ReadExReq accesses 157311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.102860 # mshr miss rate for ReadCleanReq accesses 157411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.102860 # mshr miss rate for ReadCleanReq accesses 157511167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.248180 # mshr miss rate for ReadSharedReq accesses 157611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.248180 # mshr miss rate for ReadSharedReq accesses 157711167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data 0.747342 # mshr miss rate for InvalidateReq accesses 157811167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total 0.747342 # mshr miss rate for InvalidateReq accesses 157911167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.022257 # mshr miss rate for demand accesses 158011167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.050403 # mshr miss rate for demand accesses 158111167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.102860 # mshr miss rate for demand accesses 158211167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.238875 # mshr miss rate for demand accesses 158311167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.156510 # mshr miss rate for demand accesses 158411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.022257 # mshr miss rate for overall accesses 158511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.050403 # mshr miss rate for overall accesses 158611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.102860 # mshr miss rate for overall accesses 158711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.238875 # mshr miss rate for overall accesses 158810576Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 158911167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.219344 # mshr miss rate for overall accesses 159011167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 43340.204689 # average ReadReq mshr miss latency 159111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 51521.814576 # average ReadReq mshr miss latency 159211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 46798.068058 # average ReadReq mshr miss latency 159311167Sjthestness@gmail.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 80744.974469 # average HardPFReq mshr miss latency 159411167Sjthestness@gmail.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 80744.974469 # average HardPFReq mshr miss latency 159511167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 35481.175033 # average UpgradeReq mshr miss latency 159611167Sjthestness@gmail.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 35481.175033 # average UpgradeReq mshr miss latency 159711167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19407.494395 # average SCUpgradeReq mshr miss latency 159811167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19407.494395 # average SCUpgradeReq mshr miss latency 159911167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 426349.900000 # average SCUpgradeFailReq mshr miss latency 160011167Sjthestness@gmail.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 426349.900000 # average SCUpgradeFailReq mshr miss latency 160111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 63957.230354 # average ReadExReq mshr miss latency 160211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 63957.230354 # average ReadExReq mshr miss latency 160311167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 34279.139469 # average ReadCleanReq mshr miss latency 160411167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 34279.139469 # average ReadCleanReq mshr miss latency 160511167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 39922.636875 # average ReadSharedReq mshr miss latency 160611167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 39922.636875 # average ReadSharedReq mshr miss latency 160711167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 146715.192721 # average InvalidateReq mshr miss latency 160811167Sjthestness@gmail.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 146715.192721 # average InvalidateReq mshr miss latency 160911167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 43340.204689 # average overall mshr miss latency 161011167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 51521.814576 # average overall mshr miss latency 161111167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 34279.139469 # average overall mshr miss latency 161211167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 44712.842496 # average overall mshr miss latency 161311167Sjthestness@gmail.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 41238.288069 # average overall mshr miss latency 161411167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 43340.204689 # average overall mshr miss latency 161511167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 51521.814576 # average overall mshr miss latency 161611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 34279.139469 # average overall mshr miss latency 161711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 44712.842496 # average overall mshr miss latency 161811167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 80744.974469 # average overall mshr miss latency 161911167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52555.493944 # average overall mshr miss latency 162011138Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 130554.123227 # average ReadReq mshr uncacheable latency 162111167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 172441.873759 # average ReadReq mshr uncacheable latency 162211167Sjthestness@gmail.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 156085.280202 # average ReadReq mshr uncacheable latency 162311167Sjthestness@gmail.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 170296.466607 # average WriteReq mshr uncacheable latency 162411167Sjthestness@gmail.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 170296.466607 # average WriteReq mshr uncacheable latency 162511138Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 130554.123227 # average overall mshr uncacheable latency 162611167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 171366.482106 # average overall mshr uncacheable latency 162711167Sjthestness@gmail.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 161483.743669 # average overall mshr uncacheable latency 162810576Sandreas.hansson@arm.comsystem.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 162911167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_filter.tot_requests 27252548 # Total number of requests made to the snoop filter. 163011167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_requests 13981170 # Number of requests hitting in the snoop filter with a single holder of the requested data. 163111167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_requests 2244 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 163211167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_filter.tot_snoops 570842 # Total number of snoops made to the snoop filter. 163311167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_snoops 570828 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 163411167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_snoops 14 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 163511167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 1016473 # Transaction distribution 163611167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 12252394 # Transaction distribution 163711167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::ReadRespWithInvalidate 1 # Transaction distribution 163811167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 33406 # Transaction distribution 163911167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 33405 # Transaction distribution 164011167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::Writeback 5923375 # Transaction distribution 164111167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::CleanEvict 10861944 # Transaction distribution 164211167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::HardPFReq 1063583 # Transaction distribution 164311167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::HardPFResp 5 # Transaction distribution 164411167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 463812 # Transaction distribution 164511167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 352945 # Transaction distribution 164611167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 515465 # Transaction distribution 164711167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 72 # Transaction distribution 164811167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution 164911167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 1384026 # Transaction distribution 165011167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 1310731 # Transaction distribution 165111167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::ReadCleanReq 6758031 # Transaction distribution 165211167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::ReadSharedReq 5399513 # Transaction distribution 165311167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::InvalidateReq 852147 # Transaction distribution 165411167Sjthestness@gmail.comsystem.cpu0.toL2Bus.trans_dist::InvalidateResp 844897 # Transaction distribution 165511167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 20314687 # Packet count per connected master and slave (bytes) 165611167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 20641650 # Packet count per connected master and slave (bytes) 165711167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 432749 # Packet count per connected master and slave (bytes) 165811167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1348262 # Packet count per connected master and slave (bytes) 165911167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_count::total 42737348 # Packet count per connected master and slave (bytes) 166011167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 432852704 # Cumulative packet size per connected master and slave (bytes) 166111167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 646893668 # Cumulative packet size per connected master and slave (bytes) 166211167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1600696 # Cumulative packet size per connected master and slave (bytes) 166311167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4951880 # Cumulative packet size per connected master and slave (bytes) 166411167Sjthestness@gmail.comsystem.cpu0.toL2Bus.pkt_size::total 1086298948 # Cumulative packet size per connected master and slave (bytes) 166511167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoops 6525445 # Total snoops (count) 166611167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_fanout::samples 34111599 # Request fanout histogram 166711167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_fanout::mean 0.027918 # Request fanout histogram 166811167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.164740 # Request fanout histogram 166910576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 167011167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_fanout::0 33159285 97.21% 97.21% # Request fanout histogram 167111167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_fanout::1 952300 2.79% 100.00% # Request fanout histogram 167211167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_fanout::2 14 0.00% 100.00% # Request fanout histogram 167310576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 167411138Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 167510827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 167611167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoop_fanout::total 34111599 # Request fanout histogram 167711167Sjthestness@gmail.comsystem.cpu0.toL2Bus.reqLayer0.occupancy 18295414402 # Layer occupancy (ticks) 167810576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 167911167Sjthestness@gmail.comsystem.cpu0.toL2Bus.snoopLayer0.occupancy 218599021 # Layer occupancy (ticks) 168010576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 168111167Sjthestness@gmail.comsystem.cpu0.toL2Bus.respLayer0.occupancy 10163463729 # Layer occupancy (ticks) 168210576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 168311167Sjthestness@gmail.comsystem.cpu0.toL2Bus.respLayer1.occupancy 9200637125 # Layer occupancy (ticks) 168410576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 168511167Sjthestness@gmail.comsystem.cpu0.toL2Bus.respLayer2.occupancy 233049222 # Layer occupancy (ticks) 168610576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 168711167Sjthestness@gmail.comsystem.cpu0.toL2Bus.respLayer3.occupancy 729789968 # Layer occupancy (ticks) 168810576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 168911167Sjthestness@gmail.comsystem.cpu1.branchPred.lookups 123149965 # Number of BP lookups 169011167Sjthestness@gmail.comsystem.cpu1.branchPred.condPredicted 82495484 # Number of conditional branches predicted 169111167Sjthestness@gmail.comsystem.cpu1.branchPred.condIncorrect 5956200 # Number of conditional branches incorrect 169211167Sjthestness@gmail.comsystem.cpu1.branchPred.BTBLookups 86779618 # Number of BTB lookups 169311167Sjthestness@gmail.comsystem.cpu1.branchPred.BTBHits 56690061 # Number of BTB hits 169410576Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 169511167Sjthestness@gmail.comsystem.cpu1.branchPred.BTBHitPct 65.326470 # BTB Hit Percentage 169611167Sjthestness@gmail.comsystem.cpu1.branchPred.usedRAS 16440472 # Number of times the RAS was used to get a target. 169711167Sjthestness@gmail.comsystem.cpu1.branchPred.RASInCorrect 156518 # Number of incorrect RAS predictions. 169810628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 169910628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 170010628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 170110628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 170210628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 170310628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 170410628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 170510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 170610576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 170710576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 170810576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 170910576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 171010576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 171110576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 171210576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 171310576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 171410576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 171510576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 171610576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 171710576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 171810576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 171910576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 172010576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 172110576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 172210576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 172310576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 172410576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 172510576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 172610576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 172711167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walks 527411 # Table walker walks requested 172811167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksLong 527411 # Table walker walks initiated with long descriptors 172911167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 10595 # Level at which table walker walks with long descriptors terminate 173011167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 86487 # Level at which table walker walks with long descriptors terminate 173111167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksSquashedBefore 240409 # Table walks squashed before starting 173211167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::samples 287002 # Table walker wait (enqueue to first request) latency 173311167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::mean 2359.187392 # Table walker wait (enqueue to first request) latency 173411167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::stdev 14719.861354 # Table walker wait (enqueue to first request) latency 173511167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::0-65535 284807 99.24% 99.24% # Table walker wait (enqueue to first request) latency 173611167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::65536-131071 1123 0.39% 99.63% # Table walker wait (enqueue to first request) latency 173711167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::131072-196607 785 0.27% 99.90% # Table walker wait (enqueue to first request) latency 173811167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::196608-262143 158 0.06% 99.96% # Table walker wait (enqueue to first request) latency 173911167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::262144-327679 41 0.01% 99.97% # Table walker wait (enqueue to first request) latency 174011167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::327680-393215 63 0.02% 99.99% # Table walker wait (enqueue to first request) latency 174111167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::393216-458751 20 0.01% 100.00% # Table walker wait (enqueue to first request) latency 174211167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::458752-524287 3 0.00% 100.00% # Table walker wait (enqueue to first request) latency 174311167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::524288-589823 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 174411167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkWaitTime::total 287002 # Table walker wait (enqueue to first request) latency 174511167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::samples 269681 # Table walker service (enqueue to completion) latency 174611167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::mean 19234.134032 # Table walker service (enqueue to completion) latency 174711167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::gmean 15959.440473 # Table walker service (enqueue to completion) latency 174811167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::stdev 20416.372217 # Table walker service (enqueue to completion) latency 174911167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::0-65535 266977 99.00% 99.00% # Table walker service (enqueue to completion) latency 175011167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::65536-131071 731 0.27% 99.27% # Table walker service (enqueue to completion) latency 175111167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::131072-196607 1349 0.50% 99.77% # Table walker service (enqueue to completion) latency 175211167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::196608-262143 143 0.05% 99.82% # Table walker service (enqueue to completion) latency 175311167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::262144-327679 295 0.11% 99.93% # Table walker service (enqueue to completion) latency 175411167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::327680-393215 58 0.02% 99.95% # Table walker service (enqueue to completion) latency 175511167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::393216-458751 94 0.03% 99.99% # Table walker service (enqueue to completion) latency 175611167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::458752-524287 19 0.01% 99.99% # Table walker service (enqueue to completion) latency 175711167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::524288-589823 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 175811167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::589824-655359 6 0.00% 100.00% # Table walker service (enqueue to completion) latency 175911167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::655360-720895 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 176011167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::786432-851967 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 176111167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::851968-917503 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 176211167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkCompletionTime::total 269681 # Table walker service (enqueue to completion) latency 176311167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::samples 429707115240 # Table walker pending requests distribution 176411167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::mean 0.574612 # Table walker pending requests distribution 176511167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::stdev 0.551988 # Table walker pending requests distribution 176611167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::0-1 428613446240 99.75% 99.75% # Table walker pending requests distribution 176711167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::2-3 584261000 0.14% 99.88% # Table walker pending requests distribution 176811167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::4-5 233148000 0.05% 99.94% # Table walker pending requests distribution 176911167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::6-7 115723000 0.03% 99.96% # Table walker pending requests distribution 177011167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::8-9 78401000 0.02% 99.98% # Table walker pending requests distribution 177111167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::10-11 45162000 0.01% 99.99% # Table walker pending requests distribution 177211167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::12-13 15712000 0.00% 100.00% # Table walker pending requests distribution 177311167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::14-15 20912500 0.00% 100.00% # Table walker pending requests distribution 177411167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::16-17 347500 0.00% 100.00% # Table walker pending requests distribution 177511167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::18-19 2000 0.00% 100.00% # Table walker pending requests distribution 177611167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walksPending::total 429707115240 # Table walker pending requests distribution 177711167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkPageSizes::4K 86487 89.09% 89.09% # Table walker page sizes translated 177811167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkPageSizes::2M 10595 10.91% 100.00% # Table walker page sizes translated 177911167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkPageSizes::total 97082 # Table walker page sizes translated 178011167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 527411 # Table walker requests started/completed, data/inst 178110628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 178211167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 527411 # Table walker requests started/completed, data/inst 178311167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 97082 # Table walker requests started/completed, data/inst 178410628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 178511167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 97082 # Table walker requests started/completed, data/inst 178611167Sjthestness@gmail.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 624493 # Table walker requests started/completed, data/inst 178710576Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 178810576Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 178911167Sjthestness@gmail.comsystem.cpu1.dtb.read_hits 91393564 # DTB read hits 179011167Sjthestness@gmail.comsystem.cpu1.dtb.read_misses 362569 # DTB read misses 179111167Sjthestness@gmail.comsystem.cpu1.dtb.write_hits 75279430 # DTB write hits 179211167Sjthestness@gmail.comsystem.cpu1.dtb.write_misses 164842 # DTB write misses 179311103Snilay@cs.wisc.edusystem.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed 179410576Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 179511167Sjthestness@gmail.comsystem.cpu1.dtb.flush_tlb_mva_asid 44894 # Number of times TLB was flushed by MVA & ASID 179611167Sjthestness@gmail.comsystem.cpu1.dtb.flush_tlb_asid 1069 # Number of times TLB was flushed by ASID 179711167Sjthestness@gmail.comsystem.cpu1.dtb.flush_entries 36642 # Number of entries that have been flushed from TLB 179811167Sjthestness@gmail.comsystem.cpu1.dtb.align_faults 200 # Number of TLB faults due to alignment restrictions 179911167Sjthestness@gmail.comsystem.cpu1.dtb.prefetch_faults 5827 # Number of TLB faults due to prefetch 180010576Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 180111167Sjthestness@gmail.comsystem.cpu1.dtb.perms_faults 40054 # Number of TLB faults due to permissions restrictions 180211167Sjthestness@gmail.comsystem.cpu1.dtb.read_accesses 91756133 # DTB read accesses 180311167Sjthestness@gmail.comsystem.cpu1.dtb.write_accesses 75444272 # DTB write accesses 180410576Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 180511167Sjthestness@gmail.comsystem.cpu1.dtb.hits 166672994 # DTB hits 180611167Sjthestness@gmail.comsystem.cpu1.dtb.misses 527411 # DTB misses 180711167Sjthestness@gmail.comsystem.cpu1.dtb.accesses 167200405 # DTB accesses 180810628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 180910628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 181010628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 181110628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 181210628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 181310628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 181410628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 181510628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 181610576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 181710576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 181810576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 181910576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 182010576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 182110576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 182210576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 182310576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 182410576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 182510576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 182610576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 182710576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 182810576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 182910576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 183010576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 183110576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 183210576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 183310576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 183410576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 183510576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 183610576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 183711167Sjthestness@gmail.comsystem.cpu1.itb.walker.walks 82282 # Table walker walks requested 183811167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksLong 82282 # Table walker walks initiated with long descriptors 183911167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 773 # Level at which table walker walks with long descriptors terminate 184011167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 59282 # Level at which table walker walks with long descriptors terminate 184111167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksSquashedBefore 9946 # Table walks squashed before starting 184211167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::samples 72336 # Table walker wait (enqueue to first request) latency 184311167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::mean 1446.824541 # Table walker wait (enqueue to first request) latency 184411167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::stdev 11538.500060 # Table walker wait (enqueue to first request) latency 184511167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::0-65535 71995 99.53% 99.53% # Table walker wait (enqueue to first request) latency 184611167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::65536-131071 83 0.11% 99.64% # Table walker wait (enqueue to first request) latency 184711167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::131072-196607 237 0.33% 99.97% # Table walker wait (enqueue to first request) latency 184811167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::196608-262143 12 0.02% 99.99% # Table walker wait (enqueue to first request) latency 184911167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::262144-327679 5 0.01% 99.99% # Table walker wait (enqueue to first request) latency 185011103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkWaitTime::327680-393215 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 185111167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::393216-458751 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 185211167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::458752-524287 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 185311103Snilay@cs.wisc.edusystem.cpu1.itb.walker.walkWaitTime::524288-589823 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 185411167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkWaitTime::total 72336 # Table walker wait (enqueue to first request) latency 185511167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::samples 70001 # Table walker service (enqueue to completion) latency 185611167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::mean 24228.861016 # Table walker service (enqueue to completion) latency 185711167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::gmean 20738.037138 # Table walker service (enqueue to completion) latency 185811167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::stdev 24674.307569 # Table walker service (enqueue to completion) latency 185911167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::0-65535 68717 98.17% 98.17% # Table walker service (enqueue to completion) latency 186011167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::65536-131071 87 0.12% 98.29% # Table walker service (enqueue to completion) latency 186111167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::131072-196607 984 1.41% 99.70% # Table walker service (enqueue to completion) latency 186211167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::196608-262143 73 0.10% 99.80% # Table walker service (enqueue to completion) latency 186311167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::262144-327679 83 0.12% 99.92% # Table walker service (enqueue to completion) latency 186411167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::327680-393215 23 0.03% 99.95% # Table walker service (enqueue to completion) latency 186511167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::393216-458751 22 0.03% 99.98% # Table walker service (enqueue to completion) latency 186611167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::458752-524287 4 0.01% 99.99% # Table walker service (enqueue to completion) latency 186711167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::524288-589823 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 186811167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::589824-655359 4 0.01% 100.00% # Table walker service (enqueue to completion) latency 186911138Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 187011167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::917504-983039 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 187111167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkCompletionTime::total 70001 # Table walker service (enqueue to completion) latency 187211167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::samples 391052327076 # Table walker pending requests distribution 187311167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::mean 0.846616 # Table walker pending requests distribution 187411167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::stdev 0.360520 # Table walker pending requests distribution 187511167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::0 60001678208 15.34% 15.34% # Table walker pending requests distribution 187611167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::1 331032470368 84.65% 100.00% # Table walker pending requests distribution 187711167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::2 15971500 0.00% 100.00% # Table walker pending requests distribution 187811167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::3 2073000 0.00% 100.00% # Table walker pending requests distribution 187911167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::4 134000 0.00% 100.00% # Table walker pending requests distribution 188011167Sjthestness@gmail.comsystem.cpu1.itb.walker.walksPending::total 391052327076 # Table walker pending requests distribution 188111167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkPageSizes::4K 59282 98.71% 98.71% # Table walker page sizes translated 188211167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkPageSizes::2M 773 1.29% 100.00% # Table walker page sizes translated 188311167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkPageSizes::total 60055 # Table walker page sizes translated 188410628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 188511167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 82282 # Table walker requests started/completed, data/inst 188611167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 82282 # Table walker requests started/completed, data/inst 188710628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 188811167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 60055 # Table walker requests started/completed, data/inst 188911167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 60055 # Table walker requests started/completed, data/inst 189011167Sjthestness@gmail.comsystem.cpu1.itb.walker.walkRequestOrigin::total 142337 # Table walker requests started/completed, data/inst 189111167Sjthestness@gmail.comsystem.cpu1.itb.inst_hits 193960223 # ITB inst hits 189211167Sjthestness@gmail.comsystem.cpu1.itb.inst_misses 82282 # ITB inst misses 189310576Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 189410576Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 189510576Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 189610576Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 189711103Snilay@cs.wisc.edusystem.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed 189810576Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 189911167Sjthestness@gmail.comsystem.cpu1.itb.flush_tlb_mva_asid 44894 # Number of times TLB was flushed by MVA & ASID 190011167Sjthestness@gmail.comsystem.cpu1.itb.flush_tlb_asid 1069 # Number of times TLB was flushed by ASID 190111167Sjthestness@gmail.comsystem.cpu1.itb.flush_entries 26113 # Number of entries that have been flushed from TLB 190210576Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 190310576Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 190410576Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 190511167Sjthestness@gmail.comsystem.cpu1.itb.perms_faults 206259 # Number of TLB faults due to permissions restrictions 190610576Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 190710576Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 190811167Sjthestness@gmail.comsystem.cpu1.itb.inst_accesses 194042505 # ITB inst accesses 190911167Sjthestness@gmail.comsystem.cpu1.itb.hits 193960223 # DTB hits 191011167Sjthestness@gmail.comsystem.cpu1.itb.misses 82282 # DTB misses 191111167Sjthestness@gmail.comsystem.cpu1.itb.accesses 194042505 # DTB accesses 191211167Sjthestness@gmail.comsystem.cpu1.numCycles 680051209 # number of cpu cycles simulated 191310576Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 191410576Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 191511167Sjthestness@gmail.comsystem.cpu1.fetch.icacheStallCycles 76309039 # Number of cycles fetch is stalled on an Icache miss 191611167Sjthestness@gmail.comsystem.cpu1.fetch.Insts 545586843 # Number of instructions fetch has processed 191711167Sjthestness@gmail.comsystem.cpu1.fetch.Branches 123149965 # Number of branches that fetch encountered 191811167Sjthestness@gmail.comsystem.cpu1.fetch.predictedBranches 73130533 # Number of branches that fetch has predicted taken 191911167Sjthestness@gmail.comsystem.cpu1.fetch.Cycles 567094976 # Number of cycles fetch has run and was not squashing or blocked 192011167Sjthestness@gmail.comsystem.cpu1.fetch.SquashCycles 12846360 # Number of cycles fetch has spent squashing 192111167Sjthestness@gmail.comsystem.cpu1.fetch.TlbCycles 1862646 # Number of cycles fetch has spent waiting for tlb 192211167Sjthestness@gmail.comsystem.cpu1.fetch.MiscStallCycles 285569 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 192311167Sjthestness@gmail.comsystem.cpu1.fetch.PendingTrapStallCycles 6032568 # Number of stall cycles due to pending traps 192411167Sjthestness@gmail.comsystem.cpu1.fetch.PendingQuiesceStallCycles 729307 # Number of stall cycles due to pending quiesce instructions 192511167Sjthestness@gmail.comsystem.cpu1.fetch.IcacheWaitRetryStallCycles 772817 # Number of stall cycles due to full MSHR 192611167Sjthestness@gmail.comsystem.cpu1.fetch.CacheLines 193732934 # Number of cache lines fetched 192711167Sjthestness@gmail.comsystem.cpu1.fetch.IcacheSquashes 1488213 # Number of outstanding Icache misses that were squashed 192811167Sjthestness@gmail.comsystem.cpu1.fetch.ItlbSquashes 27982 # Number of outstanding ITLB misses that were squashed 192911167Sjthestness@gmail.comsystem.cpu1.fetch.rateDist::samples 659510102 # Number of instructions fetched each cycle (Total) 193011167Sjthestness@gmail.comsystem.cpu1.fetch.rateDist::mean 0.972600 # Number of instructions fetched each cycle (Total) 193111167Sjthestness@gmail.comsystem.cpu1.fetch.rateDist::stdev 1.218843 # Number of instructions fetched each cycle (Total) 193210576Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 193311167Sjthestness@gmail.comsystem.cpu1.fetch.rateDist::0 352323655 53.42% 53.42% # Number of instructions fetched each cycle (Total) 193411167Sjthestness@gmail.comsystem.cpu1.fetch.rateDist::1 119769188 18.16% 71.58% # Number of instructions fetched each cycle (Total) 193511167Sjthestness@gmail.comsystem.cpu1.fetch.rateDist::2 40581175 6.15% 77.74% # Number of instructions fetched each cycle (Total) 193611167Sjthestness@gmail.comsystem.cpu1.fetch.rateDist::3 146836084 22.26% 100.00% # Number of instructions fetched each cycle (Total) 193710576Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 193810576Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 193910576Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 194011167Sjthestness@gmail.comsystem.cpu1.fetch.rateDist::total 659510102 # Number of instructions fetched each cycle (Total) 194111167Sjthestness@gmail.comsystem.cpu1.fetch.branchRate 0.181089 # Number of branch fetches per cycle 194211167Sjthestness@gmail.comsystem.cpu1.fetch.rate 0.802273 # Number of inst fetches per cycle 194311167Sjthestness@gmail.comsystem.cpu1.decode.IdleCycles 93216709 # Number of cycles decode is idle 194411167Sjthestness@gmail.comsystem.cpu1.decode.BlockedCycles 325116567 # Number of cycles decode is blocked 194511167Sjthestness@gmail.comsystem.cpu1.decode.RunCycles 201438015 # Number of cycles decode is running 194611167Sjthestness@gmail.comsystem.cpu1.decode.UnblockCycles 35171632 # Number of cycles decode is unblocking 194711167Sjthestness@gmail.comsystem.cpu1.decode.SquashCycles 4567179 # Number of cycles decode is squashing 194811167Sjthestness@gmail.comsystem.cpu1.decode.BranchResolved 17405067 # Number of times decode resolved a branch 194911167Sjthestness@gmail.comsystem.cpu1.decode.BranchMispred 1892222 # Number of times decode detected a branch misprediction 195011167Sjthestness@gmail.comsystem.cpu1.decode.DecodedInsts 567399835 # Number of instructions handled by decode 195111167Sjthestness@gmail.comsystem.cpu1.decode.SquashedInsts 20537774 # Number of squashed instructions handled by decode 195211167Sjthestness@gmail.comsystem.cpu1.rename.SquashCycles 4567179 # Number of cycles rename is squashing 195311167Sjthestness@gmail.comsystem.cpu1.rename.IdleCycles 125466899 # Number of cycles rename is idle 195411167Sjthestness@gmail.comsystem.cpu1.rename.BlockCycles 47033211 # Number of cycles rename is blocking 195511167Sjthestness@gmail.comsystem.cpu1.rename.serializeStallCycles 215743407 # count of cycles rename stalled for serializing inst 195611167Sjthestness@gmail.comsystem.cpu1.rename.RunCycles 203915656 # Number of cycles rename is running 195711167Sjthestness@gmail.comsystem.cpu1.rename.UnblockCycles 62783750 # Number of cycles rename is unblocking 195811167Sjthestness@gmail.comsystem.cpu1.rename.RenamedInsts 552356795 # Number of instructions processed by rename 195911167Sjthestness@gmail.comsystem.cpu1.rename.SquashedInsts 5241539 # Number of squashed instructions processed by rename 196011167Sjthestness@gmail.comsystem.cpu1.rename.ROBFullEvents 9909237 # Number of times rename has blocked due to ROB full 196111167Sjthestness@gmail.comsystem.cpu1.rename.IQFullEvents 240791 # Number of times rename has blocked due to IQ full 196211167Sjthestness@gmail.comsystem.cpu1.rename.LQFullEvents 292344 # Number of times rename has blocked due to LQ full 196311167Sjthestness@gmail.comsystem.cpu1.rename.SQFullEvents 29944703 # Number of times rename has blocked due to SQ full 196411167Sjthestness@gmail.comsystem.cpu1.rename.FullRegisterEvents 11393 # Number of times there has been no free registers 196511167Sjthestness@gmail.comsystem.cpu1.rename.RenamedOperands 524936389 # Number of destination operands rename has renamed 196611167Sjthestness@gmail.comsystem.cpu1.rename.RenameLookups 854810992 # Number of register rename lookups that rename has made 196711167Sjthestness@gmail.comsystem.cpu1.rename.int_rename_lookups 653637843 # Number of integer rename lookups 196811167Sjthestness@gmail.comsystem.cpu1.rename.fp_rename_lookups 615050 # Number of floating rename lookups 196911167Sjthestness@gmail.comsystem.cpu1.rename.CommittedMaps 473696954 # Number of HB maps that are committed 197011167Sjthestness@gmail.comsystem.cpu1.rename.UndoneMaps 51239429 # Number of HB maps that are undone due to squashing 197111167Sjthestness@gmail.comsystem.cpu1.rename.serializingInsts 15119385 # count of serializing insts renamed 197211167Sjthestness@gmail.comsystem.cpu1.rename.tempSerializingInsts 13351935 # count of temporary serializing insts renamed 197311167Sjthestness@gmail.comsystem.cpu1.rename.skidInsts 70628253 # count of insts added to the skid buffer 197411167Sjthestness@gmail.comsystem.cpu1.memDep0.insertedLoads 91219643 # Number of loads inserted to the mem dependence unit. 197511167Sjthestness@gmail.comsystem.cpu1.memDep0.insertedStores 78311402 # Number of stores inserted to the mem dependence unit. 197611167Sjthestness@gmail.comsystem.cpu1.memDep0.conflictingLoads 8799360 # Number of conflicting loads. 197711167Sjthestness@gmail.comsystem.cpu1.memDep0.conflictingStores 7480777 # Number of conflicting stores. 197811167Sjthestness@gmail.comsystem.cpu1.iq.iqInstsAdded 531265202 # Number of instructions added to the IQ (excludes non-spec) 197911167Sjthestness@gmail.comsystem.cpu1.iq.iqNonSpecInstsAdded 15384643 # Number of non-speculative instructions added to the IQ 198011167Sjthestness@gmail.comsystem.cpu1.iq.iqInstsIssued 536975559 # Number of instructions issued 198111167Sjthestness@gmail.comsystem.cpu1.iq.iqSquashedInstsIssued 2409415 # Number of squashed instructions issued 198211167Sjthestness@gmail.comsystem.cpu1.iq.iqSquashedInstsExamined 48765571 # Number of squashed instructions iterated over during squash; mainly for profiling 198311167Sjthestness@gmail.comsystem.cpu1.iq.iqSquashedOperandsExamined 31310459 # Number of squashed operands that are examined and possibly removed from graph 198411167Sjthestness@gmail.comsystem.cpu1.iq.iqSquashedNonSpecRemoved 261406 # Number of squashed non-spec instructions that were removed 198511167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::samples 659510102 # Number of insts issued each cycle 198611167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::mean 0.814204 # Number of insts issued each cycle 198711167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::stdev 1.064087 # Number of insts issued each cycle 198810576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 198911167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::0 364889522 55.33% 55.33% # Number of insts issued each cycle 199011167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::1 126119203 19.12% 74.45% # Number of insts issued each cycle 199111167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::2 101926801 15.45% 89.91% # Number of insts issued each cycle 199211167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::3 59299384 8.99% 98.90% # Number of insts issued each cycle 199311167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::4 7271358 1.10% 100.00% # Number of insts issued each cycle 199411167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::5 3834 0.00% 100.00% # Number of insts issued each cycle 199510628Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 199610576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 199710576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 199810576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 199910576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 200010628Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 200111167Sjthestness@gmail.comsystem.cpu1.iq.issued_per_cycle::total 659510102 # Number of insts issued each cycle 200210576Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 200311167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::IntAlu 53688772 43.65% 43.65% # attempts to use FU when none available 200411167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::IntMult 42849 0.03% 43.69% # attempts to use FU when none available 200511167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::IntDiv 9758 0.01% 43.69% # attempts to use FU when none available 200611167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::FloatAdd 0 0.00% 43.69% # attempts to use FU when none available 200711167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::FloatCmp 0 0.00% 43.69% # attempts to use FU when none available 200811167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::FloatCvt 0 0.00% 43.69% # attempts to use FU when none available 200911167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::FloatMult 0 0.00% 43.69% # attempts to use FU when none available 201011167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::FloatDiv 0 0.00% 43.69% # attempts to use FU when none available 201111167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::FloatSqrt 0 0.00% 43.69% # attempts to use FU when none available 201211167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdAdd 0 0.00% 43.69% # attempts to use FU when none available 201311167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 43.69% # attempts to use FU when none available 201411167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdAlu 0 0.00% 43.69% # attempts to use FU when none available 201511167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdCmp 0 0.00% 43.69% # attempts to use FU when none available 201611167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdCvt 0 0.00% 43.69% # attempts to use FU when none available 201711167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdMisc 0 0.00% 43.69% # attempts to use FU when none available 201811167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdMult 0 0.00% 43.69% # attempts to use FU when none available 201911167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 43.69% # attempts to use FU when none available 202011167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdShift 0 0.00% 43.69% # attempts to use FU when none available 202111167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 43.69% # attempts to use FU when none available 202211167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdSqrt 0 0.00% 43.69% # attempts to use FU when none available 202311167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 43.69% # attempts to use FU when none available 202411167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 43.69% # attempts to use FU when none available 202511167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 43.69% # attempts to use FU when none available 202611167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 43.69% # attempts to use FU when none available 202711167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 43.69% # attempts to use FU when none available 202811167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatMisc 12 0.00% 43.69% # attempts to use FU when none available 202911167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 43.69% # attempts to use FU when none available 203011167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 43.69% # attempts to use FU when none available 203111167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 43.69% # attempts to use FU when none available 203211167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::MemRead 33350405 27.12% 70.81% # attempts to use FU when none available 203311167Sjthestness@gmail.comsystem.cpu1.iq.fu_full::MemWrite 35903096 29.19% 100.00% # attempts to use FU when none available 203410576Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 203510576Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 203611138Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::No_OpClass 84 0.00% 0.00% # Type of FU issued 203711167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::IntAlu 365127801 68.00% 68.00% # Type of FU issued 203811167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::IntMult 1207443 0.22% 68.22% # Type of FU issued 203911167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::IntDiv 64356 0.01% 68.23% # Type of FU issued 204011167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::FloatAdd 5 0.00% 68.23% # Type of FU issued 204111167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 68.23% # Type of FU issued 204211167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 68.23% # Type of FU issued 204311167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::FloatMult 0 0.00% 68.23% # Type of FU issued 204411167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 68.23% # Type of FU issued 204511167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 68.23% # Type of FU issued 204611167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 68.23% # Type of FU issued 204711167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 68.23% # Type of FU issued 204811167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 68.23% # Type of FU issued 204911167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 68.23% # Type of FU issued 205011167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 68.23% # Type of FU issued 205111167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 68.23% # Type of FU issued 205211167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdMult 0 0.00% 68.23% # Type of FU issued 205311167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 68.23% # Type of FU issued 205411167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdShift 0 0.00% 68.23% # Type of FU issued 205511167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.23% # Type of FU issued 205611167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 68.23% # Type of FU issued 205711167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatAdd 8 0.00% 68.23% # Type of FU issued 205811167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.23% # Type of FU issued 205911167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatCmp 15 0.00% 68.23% # Type of FU issued 206011167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatCvt 24 0.00% 68.23% # Type of FU issued 206111167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.23% # Type of FU issued 206211167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatMisc 40592 0.01% 68.24% # Type of FU issued 206311167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 68.24% # Type of FU issued 206411167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.24% # Type of FU issued 206511167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.24% # Type of FU issued 206611167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::MemRead 94109837 17.53% 85.77% # Type of FU issued 206711167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::MemWrite 76425394 14.23% 100.00% # Type of FU issued 206810576Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 206910576Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 207011167Sjthestness@gmail.comsystem.cpu1.iq.FU_type_0::total 536975559 # Type of FU issued 207111167Sjthestness@gmail.comsystem.cpu1.iq.rate 0.789610 # Inst issue rate 207211167Sjthestness@gmail.comsystem.cpu1.iq.fu_busy_cnt 122994892 # FU busy when requested 207311167Sjthestness@gmail.comsystem.cpu1.iq.fu_busy_rate 0.229051 # FU busy rate (busy events/executed inst) 207411167Sjthestness@gmail.comsystem.cpu1.iq.int_inst_queue_reads 1857852304 # Number of integer instruction queue reads 207511167Sjthestness@gmail.comsystem.cpu1.iq.int_inst_queue_writes 595160433 # Number of integer instruction queue writes 207611167Sjthestness@gmail.comsystem.cpu1.iq.int_inst_queue_wakeup_accesses 521544916 # Number of integer instruction queue wakeup accesses 207711167Sjthestness@gmail.comsystem.cpu1.iq.fp_inst_queue_reads 1013221 # Number of floating instruction queue reads 207811167Sjthestness@gmail.comsystem.cpu1.iq.fp_inst_queue_writes 400944 # Number of floating instruction queue writes 207911167Sjthestness@gmail.comsystem.cpu1.iq.fp_inst_queue_wakeup_accesses 372548 # Number of floating instruction queue wakeup accesses 208011167Sjthestness@gmail.comsystem.cpu1.iq.int_alu_accesses 659338375 # Number of integer alu accesses 208111167Sjthestness@gmail.comsystem.cpu1.iq.fp_alu_accesses 631992 # Number of floating point alu accesses 208211167Sjthestness@gmail.comsystem.cpu1.iew.lsq.thread0.forwLoads 2462766 # Number of loads that had data forwarded from stores 208310576Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 208411167Sjthestness@gmail.comsystem.cpu1.iew.lsq.thread0.squashedLoads 11273364 # Number of loads squashed 208511167Sjthestness@gmail.comsystem.cpu1.iew.lsq.thread0.ignoredResponses 14330 # Number of memory responses ignored because the instruction is squashed 208611167Sjthestness@gmail.comsystem.cpu1.iew.lsq.thread0.memOrderViolation 146929 # Number of memory ordering violations 208711167Sjthestness@gmail.comsystem.cpu1.iew.lsq.thread0.squashedStores 5363484 # Number of stores squashed 208810576Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 208910576Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 209011167Sjthestness@gmail.comsystem.cpu1.iew.lsq.thread0.rescheduledLoads 2532880 # Number of loads that were rescheduled 209111167Sjthestness@gmail.comsystem.cpu1.iew.lsq.thread0.cacheBlocked 4046276 # Number of times an access to memory failed due to the cache being blocked 209210576Sandreas.hansson@arm.comsystem.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle 209311167Sjthestness@gmail.comsystem.cpu1.iew.iewSquashCycles 4567179 # Number of cycles IEW is squashing 209411167Sjthestness@gmail.comsystem.cpu1.iew.iewBlockCycles 5912411 # Number of cycles IEW is blocking 209511167Sjthestness@gmail.comsystem.cpu1.iew.iewUnblockCycles 2185508 # Number of cycles IEW is unblocking 209611167Sjthestness@gmail.comsystem.cpu1.iew.iewDispatchedInsts 546765447 # Number of instructions dispatched to IQ 209710576Sandreas.hansson@arm.comsystem.cpu1.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 209811167Sjthestness@gmail.comsystem.cpu1.iew.iewDispLoadInsts 91219643 # Number of dispatched load instructions 209911167Sjthestness@gmail.comsystem.cpu1.iew.iewDispStoreInsts 78311402 # Number of dispatched store instructions 210011167Sjthestness@gmail.comsystem.cpu1.iew.iewDispNonSpecInsts 13149679 # Number of dispatched non-speculative instructions 210111167Sjthestness@gmail.comsystem.cpu1.iew.iewIQFullEvents 62909 # Number of times the IQ has become full, causing a stall 210211167Sjthestness@gmail.comsystem.cpu1.iew.iewLSQFullEvents 2062449 # Number of times the LSQ has become full, causing a stall 210311167Sjthestness@gmail.comsystem.cpu1.iew.memOrderViolationEvents 146929 # Number of memory order violations 210411167Sjthestness@gmail.comsystem.cpu1.iew.predictedTakenIncorrect 1850208 # Number of branches that were predicted taken incorrectly 210511167Sjthestness@gmail.comsystem.cpu1.iew.predictedNotTakenIncorrect 2506307 # Number of branches that were predicted not taken incorrectly 210611167Sjthestness@gmail.comsystem.cpu1.iew.branchMispredicts 4356515 # Number of branch mispredicts detected at execute 210711167Sjthestness@gmail.comsystem.cpu1.iew.iewExecutedInsts 530131647 # Number of executed instructions 210811167Sjthestness@gmail.comsystem.cpu1.iew.iewExecLoadInsts 91388835 # Number of load instructions executed 210911167Sjthestness@gmail.comsystem.cpu1.iew.iewExecSquashedInsts 6328626 # Number of squashed instructions skipped in execute 211010576Sandreas.hansson@arm.comsystem.cpu1.iew.exec_swp 0 # number of swp insts executed 211111167Sjthestness@gmail.comsystem.cpu1.iew.exec_nop 115602 # number of nop insts executed 211211167Sjthestness@gmail.comsystem.cpu1.iew.exec_refs 166669354 # number of memory reference insts executed 211311167Sjthestness@gmail.comsystem.cpu1.iew.exec_branches 99325061 # Number of branches executed 211411167Sjthestness@gmail.comsystem.cpu1.iew.exec_stores 75280519 # Number of stores executed 211511167Sjthestness@gmail.comsystem.cpu1.iew.exec_rate 0.779547 # Inst execution rate 211611167Sjthestness@gmail.comsystem.cpu1.iew.wb_sent 522591798 # cumulative count of insts sent to commit 211711167Sjthestness@gmail.comsystem.cpu1.iew.wb_count 521917464 # cumulative count of insts written-back 211811167Sjthestness@gmail.comsystem.cpu1.iew.wb_producers 252132377 # num instructions producing a value 211911167Sjthestness@gmail.comsystem.cpu1.iew.wb_consumers 413034686 # num instructions consuming a value 212010576Sandreas.hansson@arm.comsystem.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 212111167Sjthestness@gmail.comsystem.cpu1.iew.wb_rate 0.767468 # insts written-back per cycle 212211167Sjthestness@gmail.comsystem.cpu1.iew.wb_fanout 0.610439 # average fanout of values written-back 212310576Sandreas.hansson@arm.comsystem.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 212411167Sjthestness@gmail.comsystem.cpu1.commit.commitSquashedInsts 42738935 # The number of squashed insts skipped by commit 212511167Sjthestness@gmail.comsystem.cpu1.commit.commitNonSpecStalls 15123237 # The number of times commit has been forced to stall to communicate backwards 212611167Sjthestness@gmail.comsystem.cpu1.commit.branchMispredicts 4100199 # The number of times a branch was mispredicted 212711167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::samples 651431241 # Number of insts commited each cycle 212811167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::mean 0.764293 # Number of insts commited each cycle 212911167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::stdev 1.565341 # Number of insts commited each cycle 213010576Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 213111167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::0 432003686 66.32% 66.32% # Number of insts commited each cycle 213211167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::1 115523895 17.73% 84.05% # Number of insts commited each cycle 213311167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::2 47761812 7.33% 91.38% # Number of insts commited each cycle 213411167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::3 15857432 2.43% 93.82% # Number of insts commited each cycle 213511167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::4 11422302 1.75% 95.57% # Number of insts commited each cycle 213611167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::5 7738049 1.19% 96.76% # Number of insts commited each cycle 213711167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::6 5451213 0.84% 97.59% # Number of insts commited each cycle 213811167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::7 3205095 0.49% 98.09% # Number of insts commited each cycle 213911167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::8 12467757 1.91% 100.00% # Number of insts commited each cycle 214010576Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 214110576Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 214210576Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 214311167Sjthestness@gmail.comsystem.cpu1.commit.committed_per_cycle::total 651431241 # Number of insts commited each cycle 214411167Sjthestness@gmail.comsystem.cpu1.commit.committedInsts 422487941 # Number of instructions committed 214511167Sjthestness@gmail.comsystem.cpu1.commit.committedOps 497884267 # Number of ops (including micro ops) committed 214610576Sandreas.hansson@arm.comsystem.cpu1.commit.swp_count 0 # Number of s/w prefetches committed 214711167Sjthestness@gmail.comsystem.cpu1.commit.refs 152894196 # Number of memory references committed 214811167Sjthestness@gmail.comsystem.cpu1.commit.loads 79946278 # Number of loads committed 214911167Sjthestness@gmail.comsystem.cpu1.commit.membars 3616952 # Number of memory barriers committed 215011167Sjthestness@gmail.comsystem.cpu1.commit.branches 94285217 # Number of branches committed 215111167Sjthestness@gmail.comsystem.cpu1.commit.fp_insts 364520 # Number of committed floating point instructions. 215211167Sjthestness@gmail.comsystem.cpu1.commit.int_insts 457066504 # Number of committed integer instructions. 215311167Sjthestness@gmail.comsystem.cpu1.commit.function_calls 12254498 # Number of function calls committed. 215410576Sandreas.hansson@arm.comsystem.cpu1.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 215511167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::IntAlu 343931170 69.08% 69.08% # Class of committed instruction 215611167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::IntMult 972359 0.20% 69.27% # Class of committed instruction 215711167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::IntDiv 50623 0.01% 69.28% # Class of committed instruction 215811167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::FloatAdd 0 0.00% 69.28% # Class of committed instruction 215911167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::FloatCmp 0 0.00% 69.28% # Class of committed instruction 216011167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::FloatCvt 0 0.00% 69.28% # Class of committed instruction 216111167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::FloatMult 0 0.00% 69.28% # Class of committed instruction 216211167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::FloatDiv 0 0.00% 69.28% # Class of committed instruction 216311167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 69.28% # Class of committed instruction 216411167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdAdd 0 0.00% 69.28% # Class of committed instruction 216511167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 69.28% # Class of committed instruction 216611167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdAlu 0 0.00% 69.28% # Class of committed instruction 216711167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdCmp 0 0.00% 69.28% # Class of committed instruction 216811167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdCvt 0 0.00% 69.28% # Class of committed instruction 216911167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdMisc 0 0.00% 69.28% # Class of committed instruction 217011167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdMult 0 0.00% 69.28% # Class of committed instruction 217111167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 69.28% # Class of committed instruction 217211167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdShift 0 0.00% 69.28% # Class of committed instruction 217311167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 69.28% # Class of committed instruction 217411167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 69.28% # Class of committed instruction 217511167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatAdd 8 0.00% 69.28% # Class of committed instruction 217611167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 69.28% # Class of committed instruction 217711167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatCmp 13 0.00% 69.28% # Class of committed instruction 217811167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatCvt 21 0.00% 69.28% # Class of committed instruction 217911167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 69.28% # Class of committed instruction 218011167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatMisc 35877 0.01% 69.29% # Class of committed instruction 218111167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 69.29% # Class of committed instruction 218211167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.29% # Class of committed instruction 218311167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.29% # Class of committed instruction 218411167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::MemRead 79946278 16.06% 85.35% # Class of committed instruction 218511167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::MemWrite 72947918 14.65% 100.00% # Class of committed instruction 218610576Sandreas.hansson@arm.comsystem.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 218710576Sandreas.hansson@arm.comsystem.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 218811167Sjthestness@gmail.comsystem.cpu1.commit.op_class_0::total 497884267 # Class of committed instruction 218911167Sjthestness@gmail.comsystem.cpu1.commit.bw_lim_events 12467757 # number cycles where commit BW limit reached 219011167Sjthestness@gmail.comsystem.cpu1.rob.rob_reads 1176002301 # The number of ROB reads 219111167Sjthestness@gmail.comsystem.cpu1.rob.rob_writes 1089287670 # The number of ROB writes 219211167Sjthestness@gmail.comsystem.cpu1.timesIdled 891748 # Number of times that the entire CPU went into an idle state and unscheduled itself 219311167Sjthestness@gmail.comsystem.cpu1.idleCycles 20541107 # Total number of cycles that the CPU has spent unscheduled due to idling 219411167Sjthestness@gmail.comsystem.cpu1.quiesceCycles 94110305176 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 219511167Sjthestness@gmail.comsystem.cpu1.committedInsts 422487941 # Number of Instructions Simulated 219611167Sjthestness@gmail.comsystem.cpu1.committedOps 497884267 # Number of Ops (including micro ops) Simulated 219711167Sjthestness@gmail.comsystem.cpu1.cpi 1.609635 # CPI: Cycles Per Instruction 219811167Sjthestness@gmail.comsystem.cpu1.cpi_total 1.609635 # CPI: Total CPI of All Threads 219911167Sjthestness@gmail.comsystem.cpu1.ipc 0.621259 # IPC: Instructions Per Cycle 220011167Sjthestness@gmail.comsystem.cpu1.ipc_total 0.621259 # IPC: Total IPC of All Threads 220111167Sjthestness@gmail.comsystem.cpu1.int_regfile_reads 627139214 # number of integer regfile reads 220211167Sjthestness@gmail.comsystem.cpu1.int_regfile_writes 370414988 # number of integer regfile writes 220311167Sjthestness@gmail.comsystem.cpu1.fp_regfile_reads 604419 # number of floating regfile reads 220411167Sjthestness@gmail.comsystem.cpu1.fp_regfile_writes 299356 # number of floating regfile writes 220511167Sjthestness@gmail.comsystem.cpu1.cc_regfile_reads 113711382 # number of cc regfile reads 220611167Sjthestness@gmail.comsystem.cpu1.cc_regfile_writes 114470989 # number of cc regfile writes 220711167Sjthestness@gmail.comsystem.cpu1.misc_regfile_reads 1170516156 # number of misc regfile reads 220811167Sjthestness@gmail.comsystem.cpu1.misc_regfile_writes 15242864 # number of misc regfile writes 220911167Sjthestness@gmail.comsystem.cpu1.dcache.tags.replacements 5157965 # number of replacements 221011167Sjthestness@gmail.comsystem.cpu1.dcache.tags.tagsinuse 429.133488 # Cycle average of tags in use 221111167Sjthestness@gmail.comsystem.cpu1.dcache.tags.total_refs 142089244 # Total number of references to valid blocks. 221211167Sjthestness@gmail.comsystem.cpu1.dcache.tags.sampled_refs 5158477 # Sample count of references to valid blocks. 221311167Sjthestness@gmail.comsystem.cpu1.dcache.tags.avg_refs 27.544805 # Average number of references to valid blocks. 221411138Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.warmup_cycle 8487531137500 # Cycle when the warmup percentage was hit. 221511167Sjthestness@gmail.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 429.133488 # Average occupied blocks per requestor 221611167Sjthestness@gmail.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.838151 # Average percentage of cache occupancy 221711167Sjthestness@gmail.comsystem.cpu1.dcache.tags.occ_percent::total 0.838151 # Average percentage of cache occupancy 221811138Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 221911167Sjthestness@gmail.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id 222011167Sjthestness@gmail.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 378 # Occupied blocks per task id 222111167Sjthestness@gmail.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 28 # Occupied blocks per task id 222211138Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 222311167Sjthestness@gmail.comsystem.cpu1.dcache.tags.tag_accesses 317144363 # Number of tag accesses 222411167Sjthestness@gmail.comsystem.cpu1.dcache.tags.data_accesses 317144363 # Number of data accesses 222511167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 74103111 # number of ReadReq hits 222611167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_hits::total 74103111 # number of ReadReq hits 222711167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 63551574 # number of WriteReq hits 222811167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_hits::total 63551574 # number of WriteReq hits 222911167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 164336 # number of SoftPFReq hits 223011167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_hits::total 164336 # number of SoftPFReq hits 223111167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_hits::cpu1.data 50299 # number of WriteLineReq hits 223211167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_hits::total 50299 # number of WriteLineReq hits 223311167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1740316 # number of LoadLockedReq hits 223411167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_hits::total 1740316 # number of LoadLockedReq hits 223511167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1762571 # number of StoreCondReq hits 223611167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_hits::total 1762571 # number of StoreCondReq hits 223711167Sjthestness@gmail.comsystem.cpu1.dcache.demand_hits::cpu1.data 137654685 # number of demand (read+write) hits 223811167Sjthestness@gmail.comsystem.cpu1.dcache.demand_hits::total 137654685 # number of demand (read+write) hits 223911167Sjthestness@gmail.comsystem.cpu1.dcache.overall_hits::cpu1.data 137819021 # number of overall hits 224011167Sjthestness@gmail.comsystem.cpu1.dcache.overall_hits::total 137819021 # number of overall hits 224111167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 6065944 # number of ReadReq misses 224211167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_misses::total 6065944 # number of ReadReq misses 224311167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 6987777 # number of WriteReq misses 224411167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_misses::total 6987777 # number of WriteReq misses 224511167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 664365 # number of SoftPFReq misses 224611167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_misses::total 664365 # number of SoftPFReq misses 224711167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_misses::cpu1.data 405961 # number of WriteLineReq misses 224811167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_misses::total 405961 # number of WriteLineReq misses 224911167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 258244 # number of LoadLockedReq misses 225011167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_misses::total 258244 # number of LoadLockedReq misses 225111167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 193910 # number of StoreCondReq misses 225211167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_misses::total 193910 # number of StoreCondReq misses 225311167Sjthestness@gmail.comsystem.cpu1.dcache.demand_misses::cpu1.data 13053721 # number of demand (read+write) misses 225411167Sjthestness@gmail.comsystem.cpu1.dcache.demand_misses::total 13053721 # number of demand (read+write) misses 225511167Sjthestness@gmail.comsystem.cpu1.dcache.overall_misses::cpu1.data 13718086 # number of overall misses 225611167Sjthestness@gmail.comsystem.cpu1.dcache.overall_misses::total 13718086 # number of overall misses 225711167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 97739183000 # number of ReadReq miss cycles 225811167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_miss_latency::total 97739183000 # number of ReadReq miss cycles 225911167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 145756860728 # number of WriteReq miss cycles 226011167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_miss_latency::total 145756860728 # number of WriteReq miss cycles 226111167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data 16103531712 # number of WriteLineReq miss cycles 226211167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_miss_latency::total 16103531712 # number of WriteLineReq miss cycles 226311167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 4003848500 # number of LoadLockedReq miss cycles 226411167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 4003848500 # number of LoadLockedReq miss cycles 226511167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 4624613000 # number of StoreCondReq miss cycles 226611167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 4624613000 # number of StoreCondReq miss cycles 226711167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 5341000 # number of StoreCondFailReq miss cycles 226811167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 5341000 # number of StoreCondFailReq miss cycles 226911167Sjthestness@gmail.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 243496043728 # number of demand (read+write) miss cycles 227011167Sjthestness@gmail.comsystem.cpu1.dcache.demand_miss_latency::total 243496043728 # number of demand (read+write) miss cycles 227111167Sjthestness@gmail.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 243496043728 # number of overall miss cycles 227211167Sjthestness@gmail.comsystem.cpu1.dcache.overall_miss_latency::total 243496043728 # number of overall miss cycles 227311167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 80169055 # number of ReadReq accesses(hits+misses) 227411167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_accesses::total 80169055 # number of ReadReq accesses(hits+misses) 227511167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 70539351 # number of WriteReq accesses(hits+misses) 227611167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_accesses::total 70539351 # number of WriteReq accesses(hits+misses) 227711167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 828701 # number of SoftPFReq accesses(hits+misses) 227811167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_accesses::total 828701 # number of SoftPFReq accesses(hits+misses) 227911167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_accesses::cpu1.data 456260 # number of WriteLineReq accesses(hits+misses) 228011167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_accesses::total 456260 # number of WriteLineReq accesses(hits+misses) 228111167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1998560 # number of LoadLockedReq accesses(hits+misses) 228211167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 1998560 # number of LoadLockedReq accesses(hits+misses) 228311167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1956481 # number of StoreCondReq accesses(hits+misses) 228411167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_accesses::total 1956481 # number of StoreCondReq accesses(hits+misses) 228511167Sjthestness@gmail.comsystem.cpu1.dcache.demand_accesses::cpu1.data 150708406 # number of demand (read+write) accesses 228611167Sjthestness@gmail.comsystem.cpu1.dcache.demand_accesses::total 150708406 # number of demand (read+write) accesses 228711167Sjthestness@gmail.comsystem.cpu1.dcache.overall_accesses::cpu1.data 151537107 # number of overall (read+write) accesses 228811167Sjthestness@gmail.comsystem.cpu1.dcache.overall_accesses::total 151537107 # number of overall (read+write) accesses 228911167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.075664 # miss rate for ReadReq accesses 229011167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.075664 # miss rate for ReadReq accesses 229111167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.099062 # miss rate for WriteReq accesses 229211167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.099062 # miss rate for WriteReq accesses 229311167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.801694 # miss rate for SoftPFReq accesses 229411167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.801694 # miss rate for SoftPFReq accesses 229511167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data 0.889758 # miss rate for WriteLineReq accesses 229611167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_miss_rate::total 0.889758 # miss rate for WriteLineReq accesses 229711167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.129215 # miss rate for LoadLockedReq accesses 229811167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.129215 # miss rate for LoadLockedReq accesses 229911167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.099112 # miss rate for StoreCondReq accesses 230011167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.099112 # miss rate for StoreCondReq accesses 230111167Sjthestness@gmail.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.086616 # miss rate for demand accesses 230211167Sjthestness@gmail.comsystem.cpu1.dcache.demand_miss_rate::total 0.086616 # miss rate for demand accesses 230311167Sjthestness@gmail.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.090526 # miss rate for overall accesses 230411167Sjthestness@gmail.comsystem.cpu1.dcache.overall_miss_rate::total 0.090526 # miss rate for overall accesses 230511167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16112.773708 # average ReadReq miss latency 230611167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 16112.773708 # average ReadReq miss latency 230711167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20858.831174 # average WriteReq miss latency 230811167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 20858.831174 # average WriteReq miss latency 230911167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 39667.681654 # average WriteLineReq miss latency 231011167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::total 39667.681654 # average WriteLineReq miss latency 231111167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15504.129815 # average LoadLockedReq miss latency 231211167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15504.129815 # average LoadLockedReq miss latency 231311167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23849.275437 # average StoreCondReq miss latency 231411167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23849.275437 # average StoreCondReq miss latency 231510576Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 231610576Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 231711167Sjthestness@gmail.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18653.381954 # average overall miss latency 231811167Sjthestness@gmail.comsystem.cpu1.dcache.demand_avg_miss_latency::total 18653.381954 # average overall miss latency 231911167Sjthestness@gmail.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17750.001256 # average overall miss latency 232011167Sjthestness@gmail.comsystem.cpu1.dcache.overall_avg_miss_latency::total 17750.001256 # average overall miss latency 232111167Sjthestness@gmail.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 4190229 # number of cycles access was blocked 232211167Sjthestness@gmail.comsystem.cpu1.dcache.blocked_cycles::no_targets 23645788 # number of cycles access was blocked 232311167Sjthestness@gmail.comsystem.cpu1.dcache.blocked::no_mshrs 332306 # number of cycles access was blocked 232411167Sjthestness@gmail.comsystem.cpu1.dcache.blocked::no_targets 708476 # number of cycles access was blocked 232511167Sjthestness@gmail.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs 12.609550 # average number of cycles each access was blocked 232611167Sjthestness@gmail.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets 33.375567 # average number of cycles each access was blocked 232710585Sandreas.hansson@arm.comsystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 232810576Sandreas.hansson@arm.comsystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 232911167Sjthestness@gmail.comsystem.cpu1.dcache.writebacks::writebacks 3362559 # number of writebacks 233011167Sjthestness@gmail.comsystem.cpu1.dcache.writebacks::total 3362559 # number of writebacks 233111167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 3121386 # number of ReadReq MSHR hits 233211167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 3121386 # number of ReadReq MSHR hits 233311167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 5664444 # number of WriteReq MSHR hits 233411167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 5664444 # number of WriteReq MSHR hits 233511167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data 3068 # number of WriteLineReq MSHR hits 233611167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::total 3068 # number of WriteLineReq MSHR hits 233711167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 133009 # number of LoadLockedReq MSHR hits 233811167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 133009 # number of LoadLockedReq MSHR hits 233911167Sjthestness@gmail.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 8785830 # number of demand (read+write) MSHR hits 234011167Sjthestness@gmail.comsystem.cpu1.dcache.demand_mshr_hits::total 8785830 # number of demand (read+write) MSHR hits 234111167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 8785830 # number of overall MSHR hits 234211167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_hits::total 8785830 # number of overall MSHR hits 234311167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2944558 # number of ReadReq MSHR misses 234411167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 2944558 # number of ReadReq MSHR misses 234511167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1323333 # number of WriteReq MSHR misses 234611167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 1323333 # number of WriteReq MSHR misses 234711167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 664291 # number of SoftPFReq MSHR misses 234811167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::total 664291 # number of SoftPFReq MSHR misses 234911167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data 402893 # number of WriteLineReq MSHR misses 235011167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::total 402893 # number of WriteLineReq MSHR misses 235111167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 125235 # number of LoadLockedReq MSHR misses 235211167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 125235 # number of LoadLockedReq MSHR misses 235311167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 193904 # number of StoreCondReq MSHR misses 235411167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 193904 # number of StoreCondReq MSHR misses 235511167Sjthestness@gmail.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 4267891 # number of demand (read+write) MSHR misses 235611167Sjthestness@gmail.comsystem.cpu1.dcache.demand_mshr_misses::total 4267891 # number of demand (read+write) MSHR misses 235711167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 4932182 # number of overall MSHR misses 235811167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_misses::total 4932182 # number of overall MSHR misses 235911167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 5159 # number of ReadReq MSHR uncacheable 236011167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 5159 # number of ReadReq MSHR uncacheable 236111167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 4882 # number of WriteReq MSHR uncacheable 236211167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 4882 # number of WriteReq MSHR uncacheable 236311167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 10041 # number of overall MSHR uncacheable misses 236411167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 10041 # number of overall MSHR uncacheable misses 236511167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 44629208000 # number of ReadReq MSHR miss cycles 236611167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 44629208000 # number of ReadReq MSHR miss cycles 236711167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 29351732295 # number of WriteReq MSHR miss cycles 236811167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 29351732295 # number of WriteReq MSHR miss cycles 236911167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 15227596000 # number of SoftPFReq MSHR miss cycles 237011167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 15227596000 # number of SoftPFReq MSHR miss cycles 237111167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data 15536076712 # number of WriteLineReq MSHR miss cycles 237211167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::total 15536076712 # number of WriteLineReq MSHR miss cycles 237311167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1817525500 # number of LoadLockedReq MSHR miss cycles 237411167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1817525500 # number of LoadLockedReq MSHR miss cycles 237511167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 4430771000 # number of StoreCondReq MSHR miss cycles 237611167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 4430771000 # number of StoreCondReq MSHR miss cycles 237711167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 5279000 # number of StoreCondFailReq MSHR miss cycles 237811167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 5279000 # number of StoreCondFailReq MSHR miss cycles 237911167Sjthestness@gmail.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 73980940295 # number of demand (read+write) MSHR miss cycles 238011167Sjthestness@gmail.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 73980940295 # number of demand (read+write) MSHR miss cycles 238111167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 89208536295 # number of overall MSHR miss cycles 238211167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 89208536295 # number of overall MSHR miss cycles 238311167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 520581000 # number of ReadReq MSHR uncacheable cycles 238411167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 520581000 # number of ReadReq MSHR uncacheable cycles 238511167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 549653500 # number of WriteReq MSHR uncacheable cycles 238611167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 549653500 # number of WriteReq MSHR uncacheable cycles 238711167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1070234500 # number of overall MSHR uncacheable cycles 238811167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 1070234500 # number of overall MSHR uncacheable cycles 238911167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.036729 # mshr miss rate for ReadReq accesses 239011167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.036729 # mshr miss rate for ReadReq accesses 239111167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.018760 # mshr miss rate for WriteReq accesses 239211167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.018760 # mshr miss rate for WriteReq accesses 239311167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.801605 # mshr miss rate for SoftPFReq accesses 239411167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.801605 # mshr miss rate for SoftPFReq accesses 239511167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data 0.883034 # mshr miss rate for WriteLineReq accesses 239611167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::total 0.883034 # mshr miss rate for WriteLineReq accesses 239711167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.062663 # mshr miss rate for LoadLockedReq accesses 239811167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.062663 # mshr miss rate for LoadLockedReq accesses 239911167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.099109 # mshr miss rate for StoreCondReq accesses 240011167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.099109 # mshr miss rate for StoreCondReq accesses 240111167Sjthestness@gmail.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.028319 # mshr miss rate for demand accesses 240211167Sjthestness@gmail.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.028319 # mshr miss rate for demand accesses 240311167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.032548 # mshr miss rate for overall accesses 240411167Sjthestness@gmail.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.032548 # mshr miss rate for overall accesses 240511167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15156.504983 # average ReadReq mshr miss latency 240611167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15156.504983 # average ReadReq mshr miss latency 240711167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22180.155936 # average WriteReq mshr miss latency 240811167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22180.155936 # average WriteReq mshr miss latency 240911167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 22923.080397 # average SoftPFReq mshr miss latency 241011167Sjthestness@gmail.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 22923.080397 # average SoftPFReq mshr miss latency 241111167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 38561.297198 # average WriteLineReq mshr miss latency 241211167Sjthestness@gmail.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 38561.297198 # average WriteLineReq mshr miss latency 241311167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14512.919711 # average LoadLockedReq mshr miss latency 241411167Sjthestness@gmail.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14512.919711 # average LoadLockedReq mshr miss latency 241511167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 22850.333155 # average StoreCondReq mshr miss latency 241611167Sjthestness@gmail.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 22850.333155 # average StoreCondReq mshr miss latency 241710576Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 241810576Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 241911167Sjthestness@gmail.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17334.308748 # average overall mshr miss latency 242011167Sjthestness@gmail.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 17334.308748 # average overall mshr miss latency 242111167Sjthestness@gmail.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18087.032533 # average overall mshr miss latency 242211167Sjthestness@gmail.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 18087.032533 # average overall mshr miss latency 242311167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 100907.346385 # average ReadReq mshr uncacheable latency 242411167Sjthestness@gmail.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 100907.346385 # average ReadReq mshr uncacheable latency 242511167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 112587.771405 # average WriteReq mshr uncacheable latency 242611167Sjthestness@gmail.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 112587.771405 # average WriteReq mshr uncacheable latency 242711167Sjthestness@gmail.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 106586.445573 # average overall mshr uncacheable latency 242811167Sjthestness@gmail.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 106586.445573 # average overall mshr uncacheable latency 242910576Sandreas.hansson@arm.comsystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 243011167Sjthestness@gmail.comsystem.cpu1.icache.tags.replacements 5202817 # number of replacements 243111167Sjthestness@gmail.comsystem.cpu1.icache.tags.tagsinuse 501.771617 # Cycle average of tags in use 243211167Sjthestness@gmail.comsystem.cpu1.icache.tags.total_refs 188211208 # Total number of references to valid blocks. 243311167Sjthestness@gmail.comsystem.cpu1.icache.tags.sampled_refs 5203329 # Sample count of references to valid blocks. 243411167Sjthestness@gmail.comsystem.cpu1.icache.tags.avg_refs 36.171306 # Average number of references to valid blocks. 243511138Sandreas.hansson@arm.comsystem.cpu1.icache.tags.warmup_cycle 8527218243000 # Cycle when the warmup percentage was hit. 243611167Sjthestness@gmail.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 501.771617 # Average occupied blocks per requestor 243711167Sjthestness@gmail.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.980023 # Average percentage of cache occupancy 243811167Sjthestness@gmail.comsystem.cpu1.icache.tags.occ_percent::total 0.980023 # Average percentage of cache occupancy 243910576Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 244011167Sjthestness@gmail.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id 244111167Sjthestness@gmail.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::1 319 # Occupied blocks per task id 244211167Sjthestness@gmail.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 70 # Occupied blocks per task id 244310576Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 244411167Sjthestness@gmail.comsystem.cpu1.icache.tags.tag_accesses 392655056 # Number of tag accesses 244511167Sjthestness@gmail.comsystem.cpu1.icache.tags.data_accesses 392655056 # Number of data accesses 244611167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 188211208 # number of ReadReq hits 244711167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_hits::total 188211208 # number of ReadReq hits 244811167Sjthestness@gmail.comsystem.cpu1.icache.demand_hits::cpu1.inst 188211208 # number of demand (read+write) hits 244911167Sjthestness@gmail.comsystem.cpu1.icache.demand_hits::total 188211208 # number of demand (read+write) hits 245011167Sjthestness@gmail.comsystem.cpu1.icache.overall_hits::cpu1.inst 188211208 # number of overall hits 245111167Sjthestness@gmail.comsystem.cpu1.icache.overall_hits::total 188211208 # number of overall hits 245211167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 5514651 # number of ReadReq misses 245311167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_misses::total 5514651 # number of ReadReq misses 245411167Sjthestness@gmail.comsystem.cpu1.icache.demand_misses::cpu1.inst 5514651 # number of demand (read+write) misses 245511167Sjthestness@gmail.comsystem.cpu1.icache.demand_misses::total 5514651 # number of demand (read+write) misses 245611167Sjthestness@gmail.comsystem.cpu1.icache.overall_misses::cpu1.inst 5514651 # number of overall misses 245711167Sjthestness@gmail.comsystem.cpu1.icache.overall_misses::total 5514651 # number of overall misses 245811167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 61642094935 # number of ReadReq miss cycles 245911167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_miss_latency::total 61642094935 # number of ReadReq miss cycles 246011167Sjthestness@gmail.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 61642094935 # number of demand (read+write) miss cycles 246111167Sjthestness@gmail.comsystem.cpu1.icache.demand_miss_latency::total 61642094935 # number of demand (read+write) miss cycles 246211167Sjthestness@gmail.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 61642094935 # number of overall miss cycles 246311167Sjthestness@gmail.comsystem.cpu1.icache.overall_miss_latency::total 61642094935 # number of overall miss cycles 246411167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 193725859 # number of ReadReq accesses(hits+misses) 246511167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_accesses::total 193725859 # number of ReadReq accesses(hits+misses) 246611167Sjthestness@gmail.comsystem.cpu1.icache.demand_accesses::cpu1.inst 193725859 # number of demand (read+write) accesses 246711167Sjthestness@gmail.comsystem.cpu1.icache.demand_accesses::total 193725859 # number of demand (read+write) accesses 246811167Sjthestness@gmail.comsystem.cpu1.icache.overall_accesses::cpu1.inst 193725859 # number of overall (read+write) accesses 246911167Sjthestness@gmail.comsystem.cpu1.icache.overall_accesses::total 193725859 # number of overall (read+write) accesses 247011167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.028466 # miss rate for ReadReq accesses 247111167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.028466 # miss rate for ReadReq accesses 247211167Sjthestness@gmail.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.028466 # miss rate for demand accesses 247311167Sjthestness@gmail.comsystem.cpu1.icache.demand_miss_rate::total 0.028466 # miss rate for demand accesses 247411167Sjthestness@gmail.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.028466 # miss rate for overall accesses 247511167Sjthestness@gmail.comsystem.cpu1.icache.overall_miss_rate::total 0.028466 # miss rate for overall accesses 247611167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 11177.877790 # average ReadReq miss latency 247711167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 11177.877790 # average ReadReq miss latency 247811167Sjthestness@gmail.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 11177.877790 # average overall miss latency 247911167Sjthestness@gmail.comsystem.cpu1.icache.demand_avg_miss_latency::total 11177.877790 # average overall miss latency 248011167Sjthestness@gmail.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 11177.877790 # average overall miss latency 248111167Sjthestness@gmail.comsystem.cpu1.icache.overall_avg_miss_latency::total 11177.877790 # average overall miss latency 248211167Sjthestness@gmail.comsystem.cpu1.icache.blocked_cycles::no_mshrs 9398442 # number of cycles access was blocked 248311167Sjthestness@gmail.comsystem.cpu1.icache.blocked_cycles::no_targets 360 # number of cycles access was blocked 248411167Sjthestness@gmail.comsystem.cpu1.icache.blocked::no_mshrs 665033 # number of cycles access was blocked 248511167Sjthestness@gmail.comsystem.cpu1.icache.blocked::no_targets 6 # number of cycles access was blocked 248611167Sjthestness@gmail.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs 14.132294 # average number of cycles each access was blocked 248711167Sjthestness@gmail.comsystem.cpu1.icache.avg_blocked_cycles::no_targets 60 # average number of cycles each access was blocked 248810576Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 248910576Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 249011167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 311313 # number of ReadReq MSHR hits 249111167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_mshr_hits::total 311313 # number of ReadReq MSHR hits 249211167Sjthestness@gmail.comsystem.cpu1.icache.demand_mshr_hits::cpu1.inst 311313 # number of demand (read+write) MSHR hits 249311167Sjthestness@gmail.comsystem.cpu1.icache.demand_mshr_hits::total 311313 # number of demand (read+write) MSHR hits 249411167Sjthestness@gmail.comsystem.cpu1.icache.overall_mshr_hits::cpu1.inst 311313 # number of overall MSHR hits 249511167Sjthestness@gmail.comsystem.cpu1.icache.overall_mshr_hits::total 311313 # number of overall MSHR hits 249611167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 5203338 # number of ReadReq MSHR misses 249711167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_mshr_misses::total 5203338 # number of ReadReq MSHR misses 249811167Sjthestness@gmail.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 5203338 # number of demand (read+write) MSHR misses 249911167Sjthestness@gmail.comsystem.cpu1.icache.demand_mshr_misses::total 5203338 # number of demand (read+write) MSHR misses 250011167Sjthestness@gmail.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 5203338 # number of overall MSHR misses 250111167Sjthestness@gmail.comsystem.cpu1.icache.overall_mshr_misses::total 5203338 # number of overall MSHR misses 250210827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 67 # number of ReadReq MSHR uncacheable 250310827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::total 67 # number of ReadReq MSHR uncacheable 250410827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 67 # number of overall MSHR uncacheable misses 250510827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::total 67 # number of overall MSHR uncacheable misses 250611167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 55550609345 # number of ReadReq MSHR miss cycles 250711167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 55550609345 # number of ReadReq MSHR miss cycles 250811167Sjthestness@gmail.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 55550609345 # number of demand (read+write) MSHR miss cycles 250911167Sjthestness@gmail.comsystem.cpu1.icache.demand_mshr_miss_latency::total 55550609345 # number of demand (read+write) MSHR miss cycles 251011167Sjthestness@gmail.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 55550609345 # number of overall MSHR miss cycles 251111167Sjthestness@gmail.comsystem.cpu1.icache.overall_mshr_miss_latency::total 55550609345 # number of overall MSHR miss cycles 251211138Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8907998 # number of ReadReq MSHR uncacheable cycles 251311138Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 8907998 # number of ReadReq MSHR uncacheable cycles 251411138Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 8907998 # number of overall MSHR uncacheable cycles 251511138Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::total 8907998 # number of overall MSHR uncacheable cycles 251611167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.026859 # mshr miss rate for ReadReq accesses 251711167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.026859 # mshr miss rate for ReadReq accesses 251811167Sjthestness@gmail.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.026859 # mshr miss rate for demand accesses 251911167Sjthestness@gmail.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.026859 # mshr miss rate for demand accesses 252011167Sjthestness@gmail.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.026859 # mshr miss rate for overall accesses 252111167Sjthestness@gmail.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.026859 # mshr miss rate for overall accesses 252211167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 10675.956347 # average ReadReq mshr miss latency 252311167Sjthestness@gmail.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10675.956347 # average ReadReq mshr miss latency 252411167Sjthestness@gmail.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 10675.956347 # average overall mshr miss latency 252511167Sjthestness@gmail.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 10675.956347 # average overall mshr miss latency 252611167Sjthestness@gmail.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 10675.956347 # average overall mshr miss latency 252711167Sjthestness@gmail.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 10675.956347 # average overall mshr miss latency 252811138Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 132955.194030 # average ReadReq mshr uncacheable latency 252911138Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 132955.194030 # average ReadReq mshr uncacheable latency 253011138Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 132955.194030 # average overall mshr uncacheable latency 253111138Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 132955.194030 # average overall mshr uncacheable latency 253210576Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 253311167Sjthestness@gmail.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 7284852 # number of hwpf issued 253411167Sjthestness@gmail.comsystem.cpu1.l2cache.prefetcher.pfIdentified 7288644 # number of prefetch candidates identified 253511167Sjthestness@gmail.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 3499 # number of redundant prefetches already in prefetch queue 253610628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 253710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 253811167Sjthestness@gmail.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 858524 # number of prefetches not generated due to page crossing 253911167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.replacements 2147738 # number of replacements 254011167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.tagsinuse 13168.263726 # Cycle average of tags in use 254111167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.total_refs 17929780 # Total number of references to valid blocks. 254211167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.sampled_refs 2163721 # Sample count of references to valid blocks. 254311167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.avg_refs 8.286549 # Average number of references to valid blocks. 254411167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.warmup_cycle 10234175062500 # Cycle when the warmup percentage was hit. 254511167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 5935.884902 # Average occupied blocks per requestor 254611167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 83.839548 # Average occupied blocks per requestor 254711167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 89.493119 # Average occupied blocks per requestor 254811167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.inst 2981.742674 # Average occupied blocks per requestor 254911167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.data 3164.985598 # Average occupied blocks per requestor 255011167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 912.317885 # Average occupied blocks per requestor 255111167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.362298 # Average percentage of cache occupancy 255211167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.005117 # Average percentage of cache occupancy 255311167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.005462 # Average percentage of cache occupancy 255411167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.181991 # Average percentage of cache occupancy 255511167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.data 0.193175 # Average percentage of cache occupancy 255611167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.055683 # Average percentage of cache occupancy 255711167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_percent::total 0.803727 # Average percentage of cache occupancy 255811167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 1279 # Occupied blocks per task id 255911167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 76 # Occupied blocks per task id 256011167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 14628 # Occupied blocks per task id 256111167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::1 14 # Occupied blocks per task id 256211167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 228 # Occupied blocks per task id 256311167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 605 # Occupied blocks per task id 256411167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 432 # Occupied blocks per task id 256511167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 36 # Occupied blocks per task id 256611167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 24 # Occupied blocks per task id 256711167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 16 # Occupied blocks per task id 256811167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 129 # Occupied blocks per task id 256911167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 1303 # Occupied blocks per task id 257011167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 5317 # Occupied blocks per task id 257111167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 4591 # Occupied blocks per task id 257211167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 3288 # Occupied blocks per task id 257311167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.078064 # Percentage of cache occupancy per task id 257411167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.004639 # Percentage of cache occupancy per task id 257511167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.892822 # Percentage of cache occupancy per task id 257611167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.tag_accesses 355115319 # Number of tag accesses 257711167Sjthestness@gmail.comsystem.cpu1.l2cache.tags.data_accesses 355115319 # Number of data accesses 257811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 503903 # number of ReadReq hits 257911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 170407 # number of ReadReq hits 258011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_hits::total 674310 # number of ReadReq hits 258111167Sjthestness@gmail.comsystem.cpu1.l2cache.Writeback_hits::writebacks 3362546 # number of Writeback hits 258211167Sjthestness@gmail.comsystem.cpu1.l2cache.Writeback_hits::total 3362546 # number of Writeback hits 258311167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 76168 # number of UpgradeReq hits 258411167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_hits::total 76168 # number of UpgradeReq hits 258511167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 33807 # number of SCUpgradeReq hits 258611167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_hits::total 33807 # number of SCUpgradeReq hits 258711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 827137 # number of ReadExReq hits 258811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_hits::total 827137 # number of ReadExReq hits 258911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 4627973 # number of ReadCleanReq hits 259011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_hits::total 4627973 # number of ReadCleanReq hits 259111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 2745456 # number of ReadSharedReq hits 259211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_hits::total 2745456 # number of ReadSharedReq hits 259311167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_hits::cpu1.data 178495 # number of InvalidateReq hits 259411167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_hits::total 178495 # number of InvalidateReq hits 259511167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 503903 # number of demand (read+write) hits 259611167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 170407 # number of demand (read+write) hits 259711167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 4627973 # number of demand (read+write) hits 259811167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_hits::cpu1.data 3572593 # number of demand (read+write) hits 259911167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_hits::total 8874876 # number of demand (read+write) hits 260011167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 503903 # number of overall hits 260111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 170407 # number of overall hits 260211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 4627973 # number of overall hits 260311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_hits::cpu1.data 3572593 # number of overall hits 260411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_hits::total 8874876 # number of overall hits 260511167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 11662 # number of ReadReq misses 260611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 8601 # number of ReadReq misses 260711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_misses::total 20263 # number of ReadReq misses 260811167Sjthestness@gmail.comsystem.cpu1.l2cache.Writeback_misses::writebacks 12 # number of Writeback misses 260911167Sjthestness@gmail.comsystem.cpu1.l2cache.Writeback_misses::total 12 # number of Writeback misses 261011167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 140170 # number of UpgradeReq misses 261111167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_misses::total 140170 # number of UpgradeReq misses 261211167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 160091 # number of SCUpgradeReq misses 261311167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 160091 # number of SCUpgradeReq misses 261411167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 6 # number of SCUpgradeFailReq misses 261511167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 6 # number of SCUpgradeFailReq misses 261611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 288732 # number of ReadExReq misses 261711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_misses::total 288732 # number of ReadExReq misses 261811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 575353 # number of ReadCleanReq misses 261911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_misses::total 575353 # number of ReadCleanReq misses 262011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 984374 # number of ReadSharedReq misses 262111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_misses::total 984374 # number of ReadSharedReq misses 262211167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_misses::cpu1.data 223283 # number of InvalidateReq misses 262311167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_misses::total 223283 # number of InvalidateReq misses 262411167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 11662 # number of demand (read+write) misses 262511167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 8601 # number of demand (read+write) misses 262611167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 575353 # number of demand (read+write) misses 262711167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_misses::cpu1.data 1273106 # number of demand (read+write) misses 262811167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_misses::total 1868722 # number of demand (read+write) misses 262911167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 11662 # number of overall misses 263011167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 8601 # number of overall misses 263111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 575353 # number of overall misses 263211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_misses::cpu1.data 1273106 # number of overall misses 263311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_misses::total 1868722 # number of overall misses 263411167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 594160000 # number of ReadReq miss cycles 263511167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 468390500 # number of ReadReq miss cycles 263611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_miss_latency::total 1062550500 # number of ReadReq miss cycles 263711167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 4210266499 # number of UpgradeReq miss cycles 263811167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::total 4210266499 # number of UpgradeReq miss cycles 263911167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 3771249000 # number of SCUpgradeReq miss cycles 264011167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 3771249000 # number of SCUpgradeReq miss cycles 264111167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 5184498 # number of SCUpgradeFailReq miss cycles 264211167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 5184498 # number of SCUpgradeFailReq miss cycles 264311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 15534540997 # number of ReadExReq miss cycles 264411167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_miss_latency::total 15534540997 # number of ReadExReq miss cycles 264511167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 20167259000 # number of ReadCleanReq miss cycles 264611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::total 20167259000 # number of ReadCleanReq miss cycles 264711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 37839552480 # number of ReadSharedReq miss cycles 264811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::total 37839552480 # number of ReadSharedReq miss cycles 264911167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data 13425130499 # number of InvalidateReq miss cycles 265011167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::total 13425130499 # number of InvalidateReq miss cycles 265111167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 594160000 # number of demand (read+write) miss cycles 265211167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 468390500 # number of demand (read+write) miss cycles 265311167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 20167259000 # number of demand (read+write) miss cycles 265411167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.data 53374093477 # number of demand (read+write) miss cycles 265511167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_latency::total 74603902977 # number of demand (read+write) miss cycles 265611167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 594160000 # number of overall miss cycles 265711167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 468390500 # number of overall miss cycles 265811167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 20167259000 # number of overall miss cycles 265911167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.data 53374093477 # number of overall miss cycles 266011167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_latency::total 74603902977 # number of overall miss cycles 266111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 515565 # number of ReadReq accesses(hits+misses) 266211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 179008 # number of ReadReq accesses(hits+misses) 266311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_accesses::total 694573 # number of ReadReq accesses(hits+misses) 266411167Sjthestness@gmail.comsystem.cpu1.l2cache.Writeback_accesses::writebacks 3362558 # number of Writeback accesses(hits+misses) 266511167Sjthestness@gmail.comsystem.cpu1.l2cache.Writeback_accesses::total 3362558 # number of Writeback accesses(hits+misses) 266611167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 216338 # number of UpgradeReq accesses(hits+misses) 266711167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 216338 # number of UpgradeReq accesses(hits+misses) 266811167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 193898 # number of SCUpgradeReq accesses(hits+misses) 266911167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 193898 # number of SCUpgradeReq accesses(hits+misses) 267011167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 6 # number of SCUpgradeFailReq accesses(hits+misses) 267111167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 6 # number of SCUpgradeFailReq accesses(hits+misses) 267211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1115869 # number of ReadExReq accesses(hits+misses) 267311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_accesses::total 1115869 # number of ReadExReq accesses(hits+misses) 267411167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 5203326 # number of ReadCleanReq accesses(hits+misses) 267511167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_accesses::total 5203326 # number of ReadCleanReq accesses(hits+misses) 267611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 3729830 # number of ReadSharedReq accesses(hits+misses) 267711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_accesses::total 3729830 # number of ReadSharedReq accesses(hits+misses) 267811167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_accesses::cpu1.data 401778 # number of InvalidateReq accesses(hits+misses) 267911167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_accesses::total 401778 # number of InvalidateReq accesses(hits+misses) 268011167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 515565 # number of demand (read+write) accesses 268111167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 179008 # number of demand (read+write) accesses 268211167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 5203326 # number of demand (read+write) accesses 268311167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 4845699 # number of demand (read+write) accesses 268411167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_accesses::total 10743598 # number of demand (read+write) accesses 268511167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 515565 # number of overall (read+write) accesses 268611167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 179008 # number of overall (read+write) accesses 268711167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 5203326 # number of overall (read+write) accesses 268811167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 4845699 # number of overall (read+write) accesses 268911167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_accesses::total 10743598 # number of overall (read+write) accesses 269011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.022620 # miss rate for ReadReq accesses 269111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.048048 # miss rate for ReadReq accesses 269211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.029173 # miss rate for ReadReq accesses 269311103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_miss_rate::writebacks 0.000004 # miss rate for Writeback accesses 269411103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_miss_rate::total 0.000004 # miss rate for Writeback accesses 269511167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.647921 # miss rate for UpgradeReq accesses 269611167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.647921 # miss rate for UpgradeReq accesses 269711167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.825645 # miss rate for SCUpgradeReq accesses 269811167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.825645 # miss rate for SCUpgradeReq accesses 269910576Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 270010576Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 270111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.258751 # miss rate for ReadExReq accesses 270211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.258751 # miss rate for ReadExReq accesses 270311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.110574 # miss rate for ReadCleanReq accesses 270411167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.110574 # miss rate for ReadCleanReq accesses 270511167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.263919 # miss rate for ReadSharedReq accesses 270611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.263919 # miss rate for ReadSharedReq accesses 270711167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data 0.555737 # miss rate for InvalidateReq accesses 270811167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::total 0.555737 # miss rate for InvalidateReq accesses 270911167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.022620 # miss rate for demand accesses 271011167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.048048 # miss rate for demand accesses 271111167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.110574 # miss rate for demand accesses 271211167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.262729 # miss rate for demand accesses 271311167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_miss_rate::total 0.173938 # miss rate for demand accesses 271411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.022620 # miss rate for overall accesses 271511167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.048048 # miss rate for overall accesses 271611167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.110574 # miss rate for overall accesses 271711167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.262729 # miss rate for overall accesses 271811167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_miss_rate::total 0.173938 # miss rate for overall accesses 271911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 50948.379352 # average ReadReq miss latency 272011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 54457.679340 # average ReadReq miss latency 272111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 52437.965750 # average ReadReq miss latency 272211167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 30036.858807 # average UpgradeReq miss latency 272311167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 30036.858807 # average UpgradeReq miss latency 272411167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 23556.908258 # average SCUpgradeReq miss latency 272511167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 23556.908258 # average SCUpgradeReq miss latency 272611167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 864083 # average SCUpgradeFailReq miss latency 272711167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 864083 # average SCUpgradeFailReq miss latency 272811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 53802.630110 # average ReadExReq miss latency 272911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 53802.630110 # average ReadExReq miss latency 273011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 35051.975048 # average ReadCleanReq miss latency 273111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 35051.975048 # average ReadCleanReq miss latency 273211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 38440.219348 # average ReadSharedReq miss latency 273311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 38440.219348 # average ReadSharedReq miss latency 273411167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data 60126.075424 # average InvalidateReq miss latency 273511167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::total 60126.075424 # average InvalidateReq miss latency 273611167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 50948.379352 # average overall miss latency 273711167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 54457.679340 # average overall miss latency 273811167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 35051.975048 # average overall miss latency 273911167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 41924.312254 # average overall miss latency 274011167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_miss_latency::total 39922.419160 # average overall miss latency 274111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 50948.379352 # average overall miss latency 274211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 54457.679340 # average overall miss latency 274311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 35051.975048 # average overall miss latency 274411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 41924.312254 # average overall miss latency 274511167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_miss_latency::total 39922.419160 # average overall miss latency 274611167Sjthestness@gmail.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 689 # number of cycles access was blocked 274710576Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 274811167Sjthestness@gmail.comsystem.cpu1.l2cache.blocked::no_mshrs 5 # number of cycles access was blocked 274910576Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 275011167Sjthestness@gmail.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs 137.800000 # average number of cycles each access was blocked 275110576Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 275210576Sandreas.hansson@arm.comsystem.cpu1.l2cache.fast_writes 0 # number of fast writes performed 275310576Sandreas.hansson@arm.comsystem.cpu1.l2cache.cache_copies 0 # number of cache copies performed 275411167Sjthestness@gmail.comsystem.cpu1.l2cache.writebacks::writebacks 1011189 # number of writebacks 275511167Sjthestness@gmail.comsystem.cpu1.l2cache.writebacks::total 1011189 # number of writebacks 275611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.dtb.walker 3 # number of ReadReq MSHR hits 275711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 149 # number of ReadReq MSHR hits 275811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_hits::total 152 # number of ReadReq MSHR hits 275911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 48488 # number of ReadExReq MSHR hits 276011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::total 48488 # number of ReadExReq MSHR hits 276111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 3759 # number of ReadSharedReq MSHR hits 276211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::total 3759 # number of ReadSharedReq MSHR hits 276311167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data 12 # number of InvalidateReq MSHR hits 276411167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_mshr_hits::total 12 # number of InvalidateReq MSHR hits 276511167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.dtb.walker 3 # number of demand (read+write) MSHR hits 276611167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 149 # number of demand (read+write) MSHR hits 276711167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 52247 # number of demand (read+write) MSHR hits 276811167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_hits::total 52399 # number of demand (read+write) MSHR hits 276911167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.dtb.walker 3 # number of overall MSHR hits 277011167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 149 # number of overall MSHR hits 277111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 52247 # number of overall MSHR hits 277211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_hits::total 52399 # number of overall MSHR hits 277311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 11659 # number of ReadReq MSHR misses 277411167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 8452 # number of ReadReq MSHR misses 277511167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_misses::total 20111 # number of ReadReq MSHR misses 277611167Sjthestness@gmail.comsystem.cpu1.l2cache.Writeback_mshr_misses::writebacks 12 # number of Writeback MSHR misses 277711167Sjthestness@gmail.comsystem.cpu1.l2cache.Writeback_mshr_misses::total 12 # number of Writeback MSHR misses 277811167Sjthestness@gmail.comsystem.cpu1.l2cache.CleanEvict_mshr_misses::writebacks 102199 # number of CleanEvict MSHR misses 277911167Sjthestness@gmail.comsystem.cpu1.l2cache.CleanEvict_mshr_misses::total 102199 # number of CleanEvict MSHR misses 278011167Sjthestness@gmail.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 721665 # number of HardPFReq MSHR misses 278111167Sjthestness@gmail.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::total 721665 # number of HardPFReq MSHR misses 278211167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 140170 # number of UpgradeReq MSHR misses 278311167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 140170 # number of UpgradeReq MSHR misses 278411167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 160091 # number of SCUpgradeReq MSHR misses 278511167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 160091 # number of SCUpgradeReq MSHR misses 278611167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 6 # number of SCUpgradeFailReq MSHR misses 278711167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 6 # number of SCUpgradeFailReq MSHR misses 278811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 240244 # number of ReadExReq MSHR misses 278911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::total 240244 # number of ReadExReq MSHR misses 279011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 575353 # number of ReadCleanReq MSHR misses 279111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::total 575353 # number of ReadCleanReq MSHR misses 279211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 980615 # number of ReadSharedReq MSHR misses 279311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::total 980615 # number of ReadSharedReq MSHR misses 279411167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data 223271 # number of InvalidateReq MSHR misses 279511167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::total 223271 # number of InvalidateReq MSHR misses 279611167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 11659 # number of demand (read+write) MSHR misses 279711167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 8452 # number of demand (read+write) MSHR misses 279811167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 575353 # number of demand (read+write) MSHR misses 279911167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 1220859 # number of demand (read+write) MSHR misses 280011167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_misses::total 1816323 # number of demand (read+write) MSHR misses 280111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 11659 # number of overall MSHR misses 280211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 8452 # number of overall MSHR misses 280311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 575353 # number of overall MSHR misses 280411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 1220859 # number of overall MSHR misses 280511167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 721665 # number of overall MSHR misses 280611167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_misses::total 2537988 # number of overall MSHR misses 280710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 67 # number of ReadReq MSHR uncacheable 280811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 5159 # number of ReadReq MSHR uncacheable 280911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::total 5226 # number of ReadReq MSHR uncacheable 281011167Sjthestness@gmail.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 4882 # number of WriteReq MSHR uncacheable 281111167Sjthestness@gmail.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::total 4882 # number of WriteReq MSHR uncacheable 281210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 67 # number of overall MSHR uncacheable misses 281311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 10041 # number of overall MSHR uncacheable misses 281411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::total 10108 # number of overall MSHR uncacheable misses 281511167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 524142000 # number of ReadReq MSHR miss cycles 281611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 406910000 # number of ReadReq MSHR miss cycles 281711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 931052000 # number of ReadReq MSHR miss cycles 281811167Sjthestness@gmail.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 46701535932 # number of HardPFReq MSHR miss cycles 281911167Sjthestness@gmail.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 46701535932 # number of HardPFReq MSHR miss cycles 282011167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 4601332497 # number of UpgradeReq MSHR miss cycles 282111167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 4601332497 # number of UpgradeReq MSHR miss cycles 282211167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2959393998 # number of SCUpgradeReq MSHR miss cycles 282311167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2959393998 # number of SCUpgradeReq MSHR miss cycles 282411167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 4812498 # number of SCUpgradeFailReq MSHR miss cycles 282511167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 4812498 # number of SCUpgradeFailReq MSHR miss cycles 282611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 11648353997 # number of ReadExReq MSHR miss cycles 282711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 11648353997 # number of ReadExReq MSHR miss cycles 282811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 16715141000 # number of ReadCleanReq MSHR miss cycles 282911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 16715141000 # number of ReadCleanReq MSHR miss cycles 283011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 31784270480 # number of ReadSharedReq MSHR miss cycles 283111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 31784270480 # number of ReadSharedReq MSHR miss cycles 283211167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data 12084897499 # number of InvalidateReq MSHR miss cycles 283311167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total 12084897499 # number of InvalidateReq MSHR miss cycles 283411167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 524142000 # number of demand (read+write) MSHR miss cycles 283511167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 406910000 # number of demand (read+write) MSHR miss cycles 283611167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 16715141000 # number of demand (read+write) MSHR miss cycles 283711167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 43432624477 # number of demand (read+write) MSHR miss cycles 283811167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_latency::total 61078817477 # number of demand (read+write) MSHR miss cycles 283911167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 524142000 # number of overall MSHR miss cycles 284011167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 406910000 # number of overall MSHR miss cycles 284111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 16715141000 # number of overall MSHR miss cycles 284211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 43432624477 # number of overall MSHR miss cycles 284311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 46701535932 # number of overall MSHR miss cycles 284411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_latency::total 107780353409 # number of overall MSHR miss cycles 284511138Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8404500 # number of ReadReq MSHR uncacheable cycles 284611167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 479244000 # number of ReadReq MSHR uncacheable cycles 284711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 487648500 # number of ReadReq MSHR uncacheable cycles 284811167Sjthestness@gmail.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 512985500 # number of WriteReq MSHR uncacheable cycles 284911167Sjthestness@gmail.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 512985500 # number of WriteReq MSHR uncacheable cycles 285011138Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 8404500 # number of overall MSHR uncacheable cycles 285111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 992229500 # number of overall MSHR uncacheable cycles 285211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1000634000 # number of overall MSHR uncacheable cycles 285311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.022614 # mshr miss rate for ReadReq accesses 285411167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.047216 # mshr miss rate for ReadReq accesses 285511167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.028954 # mshr miss rate for ReadReq accesses 285611103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_mshr_miss_rate::writebacks 0.000004 # mshr miss rate for Writeback accesses 285711103Snilay@cs.wisc.edusystem.cpu1.l2cache.Writeback_mshr_miss_rate::total 0.000004 # mshr miss rate for Writeback accesses 285810892Sandreas.hansson@arm.comsystem.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 285910892Sandreas.hansson@arm.comsystem.cpu1.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 286010576Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 286110576Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 286211167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.647921 # mshr miss rate for UpgradeReq accesses 286311167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.647921 # mshr miss rate for UpgradeReq accesses 286411167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.825645 # mshr miss rate for SCUpgradeReq accesses 286511167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.825645 # mshr miss rate for SCUpgradeReq accesses 286610576Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 286710576Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 286811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.215298 # mshr miss rate for ReadExReq accesses 286911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.215298 # mshr miss rate for ReadExReq accesses 287011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.110574 # mshr miss rate for ReadCleanReq accesses 287111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.110574 # mshr miss rate for ReadCleanReq accesses 287211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.262911 # mshr miss rate for ReadSharedReq accesses 287311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.262911 # mshr miss rate for ReadSharedReq accesses 287411167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data 0.555707 # mshr miss rate for InvalidateReq accesses 287511167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total 0.555707 # mshr miss rate for InvalidateReq accesses 287611167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.022614 # mshr miss rate for demand accesses 287711167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.047216 # mshr miss rate for demand accesses 287811167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.110574 # mshr miss rate for demand accesses 287911167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.251947 # mshr miss rate for demand accesses 288011167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.169061 # mshr miss rate for demand accesses 288111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.022614 # mshr miss rate for overall accesses 288211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.047216 # mshr miss rate for overall accesses 288311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.110574 # mshr miss rate for overall accesses 288411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.251947 # mshr miss rate for overall accesses 288510576Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 288611167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.236233 # mshr miss rate for overall accesses 288711167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 44955.999657 # average ReadReq mshr miss latency 288811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 48143.634643 # average ReadReq mshr miss latency 288911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 46295.659092 # average ReadReq mshr miss latency 289011167Sjthestness@gmail.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 64713.594163 # average HardPFReq mshr miss latency 289111167Sjthestness@gmail.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 64713.594163 # average HardPFReq mshr miss latency 289211167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 32826.799579 # average UpgradeReq mshr miss latency 289311167Sjthestness@gmail.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 32826.799579 # average UpgradeReq mshr miss latency 289411167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 18485.698746 # average SCUpgradeReq mshr miss latency 289511167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 18485.698746 # average SCUpgradeReq mshr miss latency 289611167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 802083 # average SCUpgradeFailReq mshr miss latency 289711167Sjthestness@gmail.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 802083 # average SCUpgradeFailReq mshr miss latency 289811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 48485.514714 # average ReadExReq mshr miss latency 289911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 48485.514714 # average ReadExReq mshr miss latency 290011167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 29051.975048 # average ReadCleanReq mshr miss latency 290111167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 29051.975048 # average ReadCleanReq mshr miss latency 290211167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 32412.588508 # average ReadSharedReq mshr miss latency 290311167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 32412.588508 # average ReadSharedReq mshr miss latency 290411167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 54126.588312 # average InvalidateReq mshr miss latency 290511167Sjthestness@gmail.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 54126.588312 # average InvalidateReq mshr miss latency 290611167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 44955.999657 # average overall mshr miss latency 290711167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 48143.634643 # average overall mshr miss latency 290811167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 29051.975048 # average overall mshr miss latency 290911167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 35575.463241 # average overall mshr miss latency 291011167Sjthestness@gmail.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 33627.728921 # average overall mshr miss latency 291111167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 44955.999657 # average overall mshr miss latency 291211167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 48143.634643 # average overall mshr miss latency 291311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 29051.975048 # average overall mshr miss latency 291411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 35575.463241 # average overall mshr miss latency 291511167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 64713.594163 # average overall mshr miss latency 291611167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 42466.849098 # average overall mshr miss latency 291711138Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 125440.298507 # average ReadReq mshr uncacheable latency 291811167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 92894.747044 # average ReadReq mshr uncacheable latency 291911167Sjthestness@gmail.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 93311.997704 # average ReadReq mshr uncacheable latency 292011167Sjthestness@gmail.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 105076.915199 # average WriteReq mshr uncacheable latency 292111167Sjthestness@gmail.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 105076.915199 # average WriteReq mshr uncacheable latency 292211138Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 125440.298507 # average overall mshr uncacheable latency 292311167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 98817.797032 # average overall mshr uncacheable latency 292411167Sjthestness@gmail.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 98994.261971 # average overall mshr uncacheable latency 292510576Sandreas.hansson@arm.comsystem.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 292611167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_filter.tot_requests 21572446 # Total number of requests made to the snoop filter. 292711167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_requests 11121796 # Number of requests hitting in the snoop filter with a single holder of the requested data. 292811167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_requests 1158 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 292911167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_filter.tot_snoops 524506 # Total number of snoops made to the snoop filter. 293011167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_snoops 524489 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 293111167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_snoops 17 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 293211167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 847854 # Transaction distribution 293311167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 9869269 # Transaction distribution 293411138Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadRespWithInvalidate 1 # Transaction distribution 293511167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 4882 # Transaction distribution 293611167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 4882 # Transaction distribution 293711167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::Writeback 4416651 # Transaction distribution 293811167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::CleanEvict 8880510 # Transaction distribution 293911167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::HardPFReq 907695 # Transaction distribution 294011167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::HardPFResp 13 # Transaction distribution 294111167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 421769 # Transaction distribution 294211167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 350236 # Transaction distribution 294311167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 471619 # Transaction distribution 294411167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 69 # Transaction distribution 294511167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution 294611167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 1189775 # Transaction distribution 294711167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 1122660 # Transaction distribution 294811167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::ReadCleanReq 5203338 # Transaction distribution 294911167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::ReadSharedReq 4763767 # Transaction distribution 295011167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::InvalidateReq 409409 # Transaction distribution 295111167Sjthestness@gmail.comsystem.cpu1.toL2Bus.trans_dist::InvalidateResp 401778 # Transaction distribution 295211167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 15609171 # Packet count per connected master and slave (bytes) 295311167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 16649345 # Packet count per connected master and slave (bytes) 295411167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 393406 # Packet count per connected master and slave (bytes) 295511167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1143795 # Packet count per connected master and slave (bytes) 295611167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_count::total 33795717 # Packet count per connected master and slave (bytes) 295711167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 333013936 # Cumulative packet size per connected master and slave (bytes) 295811167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 531452177 # Cumulative packet size per connected master and slave (bytes) 295911167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1432064 # Cumulative packet size per connected master and slave (bytes) 296011167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 4124520 # Cumulative packet size per connected master and slave (bytes) 296111167Sjthestness@gmail.comsystem.cpu1.toL2Bus.pkt_size::total 870022697 # Cumulative packet size per connected master and slave (bytes) 296211167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoops 5627139 # Total snoops (count) 296311167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_fanout::samples 27397107 # Request fanout histogram 296411167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_fanout::mean 0.032027 # Request fanout histogram 296511167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.176075 # Request fanout histogram 296610576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 296711167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_fanout::0 26519684 96.80% 96.80% # Request fanout histogram 296811167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_fanout::1 877406 3.20% 100.00% # Request fanout histogram 296911167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_fanout::2 17 0.00% 100.00% # Request fanout histogram 297010576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 297111138Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 297210827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 297311167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoop_fanout::total 27397107 # Request fanout histogram 297411167Sjthestness@gmail.comsystem.cpu1.toL2Bus.reqLayer0.occupancy 14402314458 # Layer occupancy (ticks) 297510576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 297611167Sjthestness@gmail.comsystem.cpu1.toL2Bus.snoopLayer0.occupancy 173479331 # Layer occupancy (ticks) 297710576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 297811167Sjthestness@gmail.comsystem.cpu1.toL2Bus.respLayer0.occupancy 7809268085 # Layer occupancy (ticks) 297910576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 298011167Sjthestness@gmail.comsystem.cpu1.toL2Bus.respLayer1.occupancy 7687735490 # Layer occupancy (ticks) 298110576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 298211167Sjthestness@gmail.comsystem.cpu1.toL2Bus.respLayer2.occupancy 214700392 # Layer occupancy (ticks) 298310576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 298411167Sjthestness@gmail.comsystem.cpu1.toL2Bus.respLayer3.occupancy 628828296 # Layer occupancy (ticks) 298510576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 298611167Sjthestness@gmail.comsystem.iobus.trans_dist::ReadReq 40404 # Transaction distribution 298711167Sjthestness@gmail.comsystem.iobus.trans_dist::ReadResp 40404 # Transaction distribution 298811138Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 136681 # Transaction distribution 298911138Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 136681 # Transaction distribution 299011138Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47892 # Packet count per connected master and slave (bytes) 299110576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 299210576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 299310576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 299410576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 299510576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 299610576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 299710576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 299810576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 299910576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 300011138Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29600 # Packet count per connected master and slave (bytes) 300110576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) 300210576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 300310576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) 300410576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 300511138Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122826 # Packet count per connected master and slave (bytes) 300611167Sjthestness@gmail.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231264 # Packet count per connected master and slave (bytes) 300711167Sjthestness@gmail.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231264 # Packet count per connected master and slave (bytes) 300810576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 300910576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 301011167Sjthestness@gmail.comsystem.iobus.pkt_count::total 354170 # Packet count per connected master and slave (bytes) 301111138Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47912 # Cumulative packet size per connected master and slave (bytes) 301210576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 301310576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 301410576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 301510576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 301610576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 301710576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 301810576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 301910576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 302010576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 302111138Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17587 # Cumulative packet size per connected master and slave (bytes) 302210576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes) 302310576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 302410576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) 302510576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 302611138Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155933 # Cumulative packet size per connected master and slave (bytes) 302711167Sjthestness@gmail.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7339072 # Cumulative packet size per connected master and slave (bytes) 302811167Sjthestness@gmail.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7339072 # Cumulative packet size per connected master and slave (bytes) 302910576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 303010576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 303111167Sjthestness@gmail.comsystem.iobus.pkt_size::total 7497091 # Cumulative packet size per connected master and slave (bytes) 303211138Sandreas.hansson@arm.comsystem.iobus.reqLayer0.occupancy 36369000 # Layer occupancy (ticks) 303310576Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 303410576Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) 303510576Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 303610576Sandreas.hansson@arm.comsystem.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks) 303710576Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 303810576Sandreas.hansson@arm.comsystem.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks) 303910576Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 304010576Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) 304110576Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 304210576Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) 304310576Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 304410576Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) 304510576Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 304610576Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) 304710576Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 304810576Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks) 304910576Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 305010576Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) 305110576Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 305211138Sandreas.hansson@arm.comsystem.iobus.reqLayer23.occupancy 21986000 # Layer occupancy (ticks) 305310576Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 305410576Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks) 305510576Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 305610576Sandreas.hansson@arm.comsystem.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks) 305710576Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 305810576Sandreas.hansson@arm.comsystem.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) 305910576Sandreas.hansson@arm.comsystem.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 306011167Sjthestness@gmail.comsystem.iobus.reqLayer27.occupancy 566086533 # Layer occupancy (ticks) 306110576Sandreas.hansson@arm.comsystem.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 306210576Sandreas.hansson@arm.comsystem.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) 306310576Sandreas.hansson@arm.comsystem.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 306411138Sandreas.hansson@arm.comsystem.iobus.respLayer0.occupancy 92876000 # Layer occupancy (ticks) 306510576Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 306611167Sjthestness@gmail.comsystem.iobus.respLayer3.occupancy 147960000 # Layer occupancy (ticks) 306710576Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 306810892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 306910576Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 307011167Sjthestness@gmail.comsystem.iocache.tags.replacements 115614 # number of replacements 307111167Sjthestness@gmail.comsystem.iocache.tags.tagsinuse 11.301705 # Cycle average of tags in use 307210576Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 307311167Sjthestness@gmail.comsystem.iocache.tags.sampled_refs 115630 # Sample count of references to valid blocks. 307410576Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 307511167Sjthestness@gmail.comsystem.iocache.tags.warmup_cycle 9126915715000 # Cycle when the warmup percentage was hit. 307611167Sjthestness@gmail.comsystem.iocache.tags.occ_blocks::realview.ethernet 3.837722 # Average occupied blocks per requestor 307711167Sjthestness@gmail.comsystem.iocache.tags.occ_blocks::realview.ide 7.463983 # Average occupied blocks per requestor 307811167Sjthestness@gmail.comsystem.iocache.tags.occ_percent::realview.ethernet 0.239858 # Average percentage of cache occupancy 307911167Sjthestness@gmail.comsystem.iocache.tags.occ_percent::realview.ide 0.466499 # Average percentage of cache occupancy 308011167Sjthestness@gmail.comsystem.iocache.tags.occ_percent::total 0.706357 # Average percentage of cache occupancy 308110576Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 308210576Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 308310576Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 308411167Sjthestness@gmail.comsystem.iocache.tags.tag_accesses 1041045 # Number of tag accesses 308511167Sjthestness@gmail.comsystem.iocache.tags.data_accesses 1041045 # Number of data accesses 308610576Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 308711167Sjthestness@gmail.comsystem.iocache.ReadReq_misses::realview.ide 8904 # number of ReadReq misses 308811167Sjthestness@gmail.comsystem.iocache.ReadReq_misses::total 8941 # number of ReadReq misses 308910576Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 309010576Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 309110892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::realview.ide 106728 # number of WriteLineReq misses 309210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::total 106728 # number of WriteLineReq misses 309310576Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 309411167Sjthestness@gmail.comsystem.iocache.demand_misses::realview.ide 8904 # number of demand (read+write) misses 309511167Sjthestness@gmail.comsystem.iocache.demand_misses::total 8944 # number of demand (read+write) misses 309610576Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 309711167Sjthestness@gmail.comsystem.iocache.overall_misses::realview.ide 8904 # number of overall misses 309811167Sjthestness@gmail.comsystem.iocache.overall_misses::total 8944 # number of overall misses 309911167Sjthestness@gmail.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5199000 # number of ReadReq miss cycles 310011167Sjthestness@gmail.comsystem.iocache.ReadReq_miss_latency::realview.ide 1751682968 # number of ReadReq miss cycles 310111167Sjthestness@gmail.comsystem.iocache.ReadReq_miss_latency::total 1756881968 # number of ReadReq miss cycles 310210944Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 310310944Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 310411167Sjthestness@gmail.comsystem.iocache.WriteLineReq_miss_latency::realview.ide 13928366565 # number of WriteLineReq miss cycles 310511167Sjthestness@gmail.comsystem.iocache.WriteLineReq_miss_latency::total 13928366565 # number of WriteLineReq miss cycles 310611167Sjthestness@gmail.comsystem.iocache.demand_miss_latency::realview.ethernet 5568000 # number of demand (read+write) miss cycles 310711167Sjthestness@gmail.comsystem.iocache.demand_miss_latency::realview.ide 1751682968 # number of demand (read+write) miss cycles 310811167Sjthestness@gmail.comsystem.iocache.demand_miss_latency::total 1757250968 # number of demand (read+write) miss cycles 310911167Sjthestness@gmail.comsystem.iocache.overall_miss_latency::realview.ethernet 5568000 # number of overall miss cycles 311011167Sjthestness@gmail.comsystem.iocache.overall_miss_latency::realview.ide 1751682968 # number of overall miss cycles 311111167Sjthestness@gmail.comsystem.iocache.overall_miss_latency::total 1757250968 # number of overall miss cycles 311210576Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 311311167Sjthestness@gmail.comsystem.iocache.ReadReq_accesses::realview.ide 8904 # number of ReadReq accesses(hits+misses) 311411167Sjthestness@gmail.comsystem.iocache.ReadReq_accesses::total 8941 # number of ReadReq accesses(hits+misses) 311510576Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 311610576Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 311710892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::realview.ide 106728 # number of WriteLineReq accesses(hits+misses) 311810892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 106728 # number of WriteLineReq accesses(hits+misses) 311910576Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 312011167Sjthestness@gmail.comsystem.iocache.demand_accesses::realview.ide 8904 # number of demand (read+write) accesses 312111167Sjthestness@gmail.comsystem.iocache.demand_accesses::total 8944 # number of demand (read+write) accesses 312210576Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 312311167Sjthestness@gmail.comsystem.iocache.overall_accesses::realview.ide 8904 # number of overall (read+write) accesses 312411167Sjthestness@gmail.comsystem.iocache.overall_accesses::total 8944 # number of overall (read+write) accesses 312510576Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 312610576Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 312710576Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 312810576Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 312910576Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 313010892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 313110892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 313210576Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 313310576Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 313410576Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 313510576Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 313610576Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 313710576Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 313811167Sjthestness@gmail.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 140513.513514 # average ReadReq miss latency 313911167Sjthestness@gmail.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 196729.893082 # average ReadReq miss latency 314011167Sjthestness@gmail.comsystem.iocache.ReadReq_avg_miss_latency::total 196497.256235 # average ReadReq miss latency 314110944Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 314210944Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 314311167Sjthestness@gmail.comsystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 130503.397094 # average WriteLineReq miss latency 314411167Sjthestness@gmail.comsystem.iocache.WriteLineReq_avg_miss_latency::total 130503.397094 # average WriteLineReq miss latency 314511167Sjthestness@gmail.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 139200 # average overall miss latency 314611167Sjthestness@gmail.comsystem.iocache.demand_avg_miss_latency::realview.ide 196729.893082 # average overall miss latency 314711167Sjthestness@gmail.comsystem.iocache.demand_avg_miss_latency::total 196472.603757 # average overall miss latency 314811167Sjthestness@gmail.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 139200 # average overall miss latency 314911167Sjthestness@gmail.comsystem.iocache.overall_avg_miss_latency::realview.ide 196729.893082 # average overall miss latency 315011167Sjthestness@gmail.comsystem.iocache.overall_avg_miss_latency::total 196472.603757 # average overall miss latency 315111167Sjthestness@gmail.comsystem.iocache.blocked_cycles::no_mshrs 36915 # number of cycles access was blocked 315210576Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 315311167Sjthestness@gmail.comsystem.iocache.blocked::no_mshrs 3596 # number of cycles access was blocked 315410576Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 315511167Sjthestness@gmail.comsystem.iocache.avg_blocked_cycles::no_mshrs 10.265573 # average number of cycles each access was blocked 315610576Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 315710585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 315810576Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 315911167Sjthestness@gmail.comsystem.iocache.writebacks::writebacks 106695 # number of writebacks 316011167Sjthestness@gmail.comsystem.iocache.writebacks::total 106695 # number of writebacks 316110576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 316211167Sjthestness@gmail.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8904 # number of ReadReq MSHR misses 316311167Sjthestness@gmail.comsystem.iocache.ReadReq_mshr_misses::total 8941 # number of ReadReq MSHR misses 316410576Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 316510576Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 316610892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::realview.ide 106728 # number of WriteLineReq MSHR misses 316710892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 106728 # number of WriteLineReq MSHR misses 316810576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 316911167Sjthestness@gmail.comsystem.iocache.demand_mshr_misses::realview.ide 8904 # number of demand (read+write) MSHR misses 317011167Sjthestness@gmail.comsystem.iocache.demand_mshr_misses::total 8944 # number of demand (read+write) MSHR misses 317110576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 317211167Sjthestness@gmail.comsystem.iocache.overall_mshr_misses::realview.ide 8904 # number of overall MSHR misses 317311167Sjthestness@gmail.comsystem.iocache.overall_mshr_misses::total 8944 # number of overall MSHR misses 317411167Sjthestness@gmail.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3349000 # number of ReadReq MSHR miss cycles 317511167Sjthestness@gmail.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1306482968 # number of ReadReq MSHR miss cycles 317611167Sjthestness@gmail.comsystem.iocache.ReadReq_mshr_miss_latency::total 1309831968 # number of ReadReq MSHR miss cycles 317710944Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 219000 # number of WriteReq MSHR miss cycles 317810944Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 219000 # number of WriteReq MSHR miss cycles 317911167Sjthestness@gmail.comsystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8591966565 # number of WriteLineReq MSHR miss cycles 318011167Sjthestness@gmail.comsystem.iocache.WriteLineReq_mshr_miss_latency::total 8591966565 # number of WriteLineReq MSHR miss cycles 318111167Sjthestness@gmail.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3568000 # number of demand (read+write) MSHR miss cycles 318211167Sjthestness@gmail.comsystem.iocache.demand_mshr_miss_latency::realview.ide 1306482968 # number of demand (read+write) MSHR miss cycles 318311167Sjthestness@gmail.comsystem.iocache.demand_mshr_miss_latency::total 1310050968 # number of demand (read+write) MSHR miss cycles 318411167Sjthestness@gmail.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3568000 # number of overall MSHR miss cycles 318511167Sjthestness@gmail.comsystem.iocache.overall_mshr_miss_latency::realview.ide 1306482968 # number of overall MSHR miss cycles 318611167Sjthestness@gmail.comsystem.iocache.overall_mshr_miss_latency::total 1310050968 # number of overall MSHR miss cycles 318710576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 318810576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 318910576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 319010576Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 319110576Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 319210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 319310892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 319410576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 319510576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 319610576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 319710576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 319810576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 319910576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 320011167Sjthestness@gmail.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90513.513514 # average ReadReq mshr miss latency 320111167Sjthestness@gmail.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 146729.893082 # average ReadReq mshr miss latency 320211167Sjthestness@gmail.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 146497.256235 # average ReadReq mshr miss latency 320310944Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 73000 # average WriteReq mshr miss latency 320410944Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 73000 # average WriteReq mshr miss latency 320511167Sjthestness@gmail.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 80503.397094 # average WriteLineReq mshr miss latency 320611167Sjthestness@gmail.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 80503.397094 # average WriteLineReq mshr miss latency 320711167Sjthestness@gmail.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89200 # average overall mshr miss latency 320811167Sjthestness@gmail.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 146729.893082 # average overall mshr miss latency 320911167Sjthestness@gmail.comsystem.iocache.demand_avg_mshr_miss_latency::total 146472.603757 # average overall mshr miss latency 321011167Sjthestness@gmail.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89200 # average overall mshr miss latency 321111167Sjthestness@gmail.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 146729.893082 # average overall mshr miss latency 321211167Sjthestness@gmail.comsystem.iocache.overall_avg_mshr_miss_latency::total 146472.603757 # average overall mshr miss latency 321310576Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 321411167Sjthestness@gmail.comsystem.l2c.tags.replacements 1633941 # number of replacements 321511167Sjthestness@gmail.comsystem.l2c.tags.tagsinuse 63813.673701 # Cycle average of tags in use 321611167Sjthestness@gmail.comsystem.l2c.tags.total_refs 5902225 # Total number of references to valid blocks. 321711167Sjthestness@gmail.comsystem.l2c.tags.sampled_refs 1694519 # Sample count of references to valid blocks. 321811167Sjthestness@gmail.comsystem.l2c.tags.avg_refs 3.483127 # Average number of references to valid blocks. 321910892Sandreas.hansson@arm.comsystem.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 322011167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::writebacks 18421.604397 # Average occupied blocks per requestor 322111167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 145.885026 # Average occupied blocks per requestor 322211167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 177.213344 # Average occupied blocks per requestor 322311167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu0.inst 5018.050694 # Average occupied blocks per requestor 322411167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu0.data 11022.844294 # Average occupied blocks per requestor 322511167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 9747.408023 # Average occupied blocks per requestor 322611167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 214.913940 # Average occupied blocks per requestor 322711167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu1.itb.walker 271.296665 # Average occupied blocks per requestor 322811167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu1.inst 2354.078258 # Average occupied blocks per requestor 322911167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu1.data 5504.302098 # Average occupied blocks per requestor 323011167Sjthestness@gmail.comsystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 10936.076961 # Average occupied blocks per requestor 323111167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::writebacks 0.281091 # Average percentage of cache occupancy 323211167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.002226 # Average percentage of cache occupancy 323311167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.002704 # Average percentage of cache occupancy 323411167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu0.inst 0.076569 # Average percentage of cache occupancy 323511167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu0.data 0.168195 # Average percentage of cache occupancy 323611167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.148734 # Average percentage of cache occupancy 323711167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.003279 # Average percentage of cache occupancy 323811167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu1.itb.walker 0.004140 # Average percentage of cache occupancy 323911167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu1.inst 0.035920 # Average percentage of cache occupancy 324011167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu1.data 0.083989 # Average percentage of cache occupancy 324111167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.166871 # Average percentage of cache occupancy 324211167Sjthestness@gmail.comsystem.l2c.tags.occ_percent::total 0.973719 # Average percentage of cache occupancy 324311167Sjthestness@gmail.comsystem.l2c.tags.occ_task_id_blocks::1022 11165 # Occupied blocks per task id 324411167Sjthestness@gmail.comsystem.l2c.tags.occ_task_id_blocks::1023 256 # Occupied blocks per task id 324511167Sjthestness@gmail.comsystem.l2c.tags.occ_task_id_blocks::1024 49157 # Occupied blocks per task id 324611167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1022::2 1008 # Occupied blocks per task id 324711167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1022::3 549 # Occupied blocks per task id 324811167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1022::4 9608 # Occupied blocks per task id 324911167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1023::2 6 # Occupied blocks per task id 325011138Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id 325111167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1023::4 249 # Occupied blocks per task id 325211167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id 325311167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1024::1 266 # Occupied blocks per task id 325411167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1024::2 2663 # Occupied blocks per task id 325511167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1024::3 4864 # Occupied blocks per task id 325611167Sjthestness@gmail.comsystem.l2c.tags.age_task_id_blocks_1024::4 41332 # Occupied blocks per task id 325711167Sjthestness@gmail.comsystem.l2c.tags.occ_task_id_percent::1022 0.170364 # Percentage of cache occupancy per task id 325811167Sjthestness@gmail.comsystem.l2c.tags.occ_task_id_percent::1023 0.003906 # Percentage of cache occupancy per task id 325911167Sjthestness@gmail.comsystem.l2c.tags.occ_task_id_percent::1024 0.750076 # Percentage of cache occupancy per task id 326011167Sjthestness@gmail.comsystem.l2c.tags.tag_accesses 73803894 # Number of tag accesses 326111167Sjthestness@gmail.comsystem.l2c.tags.data_accesses 73803894 # Number of data accesses 326211167Sjthestness@gmail.comsystem.l2c.Writeback_hits::writebacks 2578909 # number of Writeback hits 326311167Sjthestness@gmail.comsystem.l2c.Writeback_hits::total 2578909 # number of Writeback hits 326411167Sjthestness@gmail.comsystem.l2c.UpgradeReq_hits::cpu0.data 27661 # number of UpgradeReq hits 326511167Sjthestness@gmail.comsystem.l2c.UpgradeReq_hits::cpu1.data 31933 # number of UpgradeReq hits 326611167Sjthestness@gmail.comsystem.l2c.UpgradeReq_hits::total 59594 # number of UpgradeReq hits 326711167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 6629 # number of SCUpgradeReq hits 326811167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 5839 # number of SCUpgradeReq hits 326911167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_hits::total 12468 # number of SCUpgradeReq hits 327011167Sjthestness@gmail.comsystem.l2c.ReadExReq_hits::cpu0.data 166000 # number of ReadExReq hits 327111167Sjthestness@gmail.comsystem.l2c.ReadExReq_hits::cpu1.data 160567 # number of ReadExReq hits 327211167Sjthestness@gmail.comsystem.l2c.ReadExReq_hits::total 326567 # number of ReadExReq hits 327311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu0.dtb.walker 7163 # number of ReadSharedReq hits 327411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu0.itb.walker 4665 # number of ReadSharedReq hits 327511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu0.inst 621325 # number of ReadSharedReq hits 327611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu0.data 619304 # number of ReadSharedReq hits 327711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 290117 # number of ReadSharedReq hits 327811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu1.dtb.walker 6244 # number of ReadSharedReq hits 327911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu1.itb.walker 4367 # number of ReadSharedReq hits 328011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu1.inst 539807 # number of ReadSharedReq hits 328111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu1.data 573735 # number of ReadSharedReq hits 328211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 292658 # number of ReadSharedReq hits 328311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_hits::total 2959385 # number of ReadSharedReq hits 328411167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu0.dtb.walker 7163 # number of demand (read+write) hits 328511167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu0.itb.walker 4665 # number of demand (read+write) hits 328611167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu0.inst 621325 # number of demand (read+write) hits 328711167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu0.data 785304 # number of demand (read+write) hits 328811167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu0.l2cache.prefetcher 290117 # number of demand (read+write) hits 328911167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu1.dtb.walker 6244 # number of demand (read+write) hits 329011167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu1.itb.walker 4367 # number of demand (read+write) hits 329111167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu1.inst 539807 # number of demand (read+write) hits 329211167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu1.data 734302 # number of demand (read+write) hits 329311167Sjthestness@gmail.comsystem.l2c.demand_hits::cpu1.l2cache.prefetcher 292658 # number of demand (read+write) hits 329411167Sjthestness@gmail.comsystem.l2c.demand_hits::total 3285952 # number of demand (read+write) hits 329511167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu0.dtb.walker 7163 # number of overall hits 329611167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu0.itb.walker 4665 # number of overall hits 329711167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu0.inst 621325 # number of overall hits 329811167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu0.data 785304 # number of overall hits 329911167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu0.l2cache.prefetcher 290117 # number of overall hits 330011167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu1.dtb.walker 6244 # number of overall hits 330111167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu1.itb.walker 4367 # number of overall hits 330211167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu1.inst 539807 # number of overall hits 330311167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu1.data 734302 # number of overall hits 330411167Sjthestness@gmail.comsystem.l2c.overall_hits::cpu1.l2cache.prefetcher 292658 # number of overall hits 330511167Sjthestness@gmail.comsystem.l2c.overall_hits::total 3285952 # number of overall hits 330611167Sjthestness@gmail.comsystem.l2c.UpgradeReq_misses::cpu0.data 47272 # number of UpgradeReq misses 330711167Sjthestness@gmail.comsystem.l2c.UpgradeReq_misses::cpu1.data 44187 # number of UpgradeReq misses 330811167Sjthestness@gmail.comsystem.l2c.UpgradeReq_misses::total 91459 # number of UpgradeReq misses 330911167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 10524 # number of SCUpgradeReq misses 331011167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 8835 # number of SCUpgradeReq misses 331111167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_misses::total 19359 # number of SCUpgradeReq misses 331211167Sjthestness@gmail.comsystem.l2c.ReadExReq_misses::cpu0.data 557751 # number of ReadExReq misses 331311167Sjthestness@gmail.comsystem.l2c.ReadExReq_misses::cpu1.data 109635 # number of ReadExReq misses 331411167Sjthestness@gmail.comsystem.l2c.ReadExReq_misses::total 667386 # number of ReadExReq misses 331511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu0.dtb.walker 2718 # number of ReadSharedReq misses 331611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu0.itb.walker 2691 # number of ReadSharedReq misses 331711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu0.inst 73804 # number of ReadSharedReq misses 331811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu0.data 176754 # number of ReadSharedReq misses 331911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 337074 # number of ReadSharedReq misses 332011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu1.dtb.walker 2418 # number of ReadSharedReq misses 332111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu1.itb.walker 2009 # number of ReadSharedReq misses 332211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu1.inst 35546 # number of ReadSharedReq misses 332311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu1.data 108545 # number of ReadSharedReq misses 332411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 227714 # number of ReadSharedReq misses 332511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_misses::total 969273 # number of ReadSharedReq misses 332611167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu0.dtb.walker 2718 # number of demand (read+write) misses 332711167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu0.itb.walker 2691 # number of demand (read+write) misses 332811167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu0.inst 73804 # number of demand (read+write) misses 332911167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu0.data 734505 # number of demand (read+write) misses 333011167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu0.l2cache.prefetcher 337074 # number of demand (read+write) misses 333111167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu1.dtb.walker 2418 # number of demand (read+write) misses 333211167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu1.itb.walker 2009 # number of demand (read+write) misses 333311167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu1.inst 35546 # number of demand (read+write) misses 333411167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu1.data 218180 # number of demand (read+write) misses 333511167Sjthestness@gmail.comsystem.l2c.demand_misses::cpu1.l2cache.prefetcher 227714 # number of demand (read+write) misses 333611167Sjthestness@gmail.comsystem.l2c.demand_misses::total 1636659 # number of demand (read+write) misses 333711167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu0.dtb.walker 2718 # number of overall misses 333811167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu0.itb.walker 2691 # number of overall misses 333911167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu0.inst 73804 # number of overall misses 334011167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu0.data 734505 # number of overall misses 334111167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu0.l2cache.prefetcher 337074 # number of overall misses 334211167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu1.dtb.walker 2418 # number of overall misses 334311167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu1.itb.walker 2009 # number of overall misses 334411167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu1.inst 35546 # number of overall misses 334511167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu1.data 218180 # number of overall misses 334611167Sjthestness@gmail.comsystem.l2c.overall_misses::cpu1.l2cache.prefetcher 227714 # number of overall misses 334711167Sjthestness@gmail.comsystem.l2c.overall_misses::total 1636659 # number of overall misses 334811167Sjthestness@gmail.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 726731000 # number of UpgradeReq miss cycles 334911167Sjthestness@gmail.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 727663000 # number of UpgradeReq miss cycles 335011167Sjthestness@gmail.comsystem.l2c.UpgradeReq_miss_latency::total 1454394000 # number of UpgradeReq miss cycles 335111167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 175002000 # number of SCUpgradeReq miss cycles 335211167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 129347000 # number of SCUpgradeReq miss cycles 335311167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_miss_latency::total 304349000 # number of SCUpgradeReq miss cycles 335411167Sjthestness@gmail.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 99619806501 # number of ReadExReq miss cycles 335511167Sjthestness@gmail.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 16419004998 # number of ReadExReq miss cycles 335611167Sjthestness@gmail.comsystem.l2c.ReadExReq_miss_latency::total 116038811499 # number of ReadExReq miss cycles 335711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 387278500 # number of ReadSharedReq miss cycles 335811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 381455000 # number of ReadSharedReq miss cycles 335911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.inst 10138420502 # number of ReadSharedReq miss cycles 336011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.data 26142956500 # number of ReadSharedReq miss cycles 336111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 61823794743 # number of ReadSharedReq miss cycles 336211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 346383500 # number of ReadSharedReq miss cycles 336311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 287503000 # number of ReadSharedReq miss cycles 336411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.inst 4887103000 # number of ReadSharedReq miss cycles 336511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.data 15686030000 # number of ReadSharedReq miss cycles 336611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 41333236319 # number of ReadSharedReq miss cycles 336711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_latency::total 161414161064 # number of ReadSharedReq miss cycles 336811167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu0.dtb.walker 387278500 # number of demand (read+write) miss cycles 336911167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu0.itb.walker 381455000 # number of demand (read+write) miss cycles 337011167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu0.inst 10138420502 # number of demand (read+write) miss cycles 337111167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu0.data 125762763001 # number of demand (read+write) miss cycles 337211167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 61823794743 # number of demand (read+write) miss cycles 337311167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu1.dtb.walker 346383500 # number of demand (read+write) miss cycles 337411167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu1.itb.walker 287503000 # number of demand (read+write) miss cycles 337511167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu1.inst 4887103000 # number of demand (read+write) miss cycles 337611167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu1.data 32105034998 # number of demand (read+write) miss cycles 337711167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 41333236319 # number of demand (read+write) miss cycles 337811167Sjthestness@gmail.comsystem.l2c.demand_miss_latency::total 277452972563 # number of demand (read+write) miss cycles 337911167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu0.dtb.walker 387278500 # number of overall miss cycles 338011167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu0.itb.walker 381455000 # number of overall miss cycles 338111167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu0.inst 10138420502 # number of overall miss cycles 338211167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu0.data 125762763001 # number of overall miss cycles 338311167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 61823794743 # number of overall miss cycles 338411167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu1.dtb.walker 346383500 # number of overall miss cycles 338511167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu1.itb.walker 287503000 # number of overall miss cycles 338611167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu1.inst 4887103000 # number of overall miss cycles 338711167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu1.data 32105034998 # number of overall miss cycles 338811167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 41333236319 # number of overall miss cycles 338911167Sjthestness@gmail.comsystem.l2c.overall_miss_latency::total 277452972563 # number of overall miss cycles 339011167Sjthestness@gmail.comsystem.l2c.Writeback_accesses::writebacks 2578909 # number of Writeback accesses(hits+misses) 339111167Sjthestness@gmail.comsystem.l2c.Writeback_accesses::total 2578909 # number of Writeback accesses(hits+misses) 339211167Sjthestness@gmail.comsystem.l2c.UpgradeReq_accesses::cpu0.data 74933 # number of UpgradeReq accesses(hits+misses) 339311167Sjthestness@gmail.comsystem.l2c.UpgradeReq_accesses::cpu1.data 76120 # number of UpgradeReq accesses(hits+misses) 339411167Sjthestness@gmail.comsystem.l2c.UpgradeReq_accesses::total 151053 # number of UpgradeReq accesses(hits+misses) 339511167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 17153 # number of SCUpgradeReq accesses(hits+misses) 339611167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 14674 # number of SCUpgradeReq accesses(hits+misses) 339711167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_accesses::total 31827 # number of SCUpgradeReq accesses(hits+misses) 339811167Sjthestness@gmail.comsystem.l2c.ReadExReq_accesses::cpu0.data 723751 # number of ReadExReq accesses(hits+misses) 339911167Sjthestness@gmail.comsystem.l2c.ReadExReq_accesses::cpu1.data 270202 # number of ReadExReq accesses(hits+misses) 340011167Sjthestness@gmail.comsystem.l2c.ReadExReq_accesses::total 993953 # number of ReadExReq accesses(hits+misses) 340111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 9881 # number of ReadSharedReq accesses(hits+misses) 340211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu0.itb.walker 7356 # number of ReadSharedReq accesses(hits+misses) 340311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu0.inst 695129 # number of ReadSharedReq accesses(hits+misses) 340411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu0.data 796058 # number of ReadSharedReq accesses(hits+misses) 340511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 627191 # number of ReadSharedReq accesses(hits+misses) 340611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 8662 # number of ReadSharedReq accesses(hits+misses) 340711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu1.itb.walker 6376 # number of ReadSharedReq accesses(hits+misses) 340811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu1.inst 575353 # number of ReadSharedReq accesses(hits+misses) 340911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu1.data 682280 # number of ReadSharedReq accesses(hits+misses) 341011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 520372 # number of ReadSharedReq accesses(hits+misses) 341111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_accesses::total 3928658 # number of ReadSharedReq accesses(hits+misses) 341211167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu0.dtb.walker 9881 # number of demand (read+write) accesses 341311167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu0.itb.walker 7356 # number of demand (read+write) accesses 341411167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu0.inst 695129 # number of demand (read+write) accesses 341511167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu0.data 1519809 # number of demand (read+write) accesses 341611167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 627191 # number of demand (read+write) accesses 341711167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu1.dtb.walker 8662 # number of demand (read+write) accesses 341811167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu1.itb.walker 6376 # number of demand (read+write) accesses 341911167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu1.inst 575353 # number of demand (read+write) accesses 342011167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu1.data 952482 # number of demand (read+write) accesses 342111167Sjthestness@gmail.comsystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 520372 # number of demand (read+write) accesses 342211167Sjthestness@gmail.comsystem.l2c.demand_accesses::total 4922611 # number of demand (read+write) accesses 342311167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu0.dtb.walker 9881 # number of overall (read+write) accesses 342411167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu0.itb.walker 7356 # number of overall (read+write) accesses 342511167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu0.inst 695129 # number of overall (read+write) accesses 342611167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu0.data 1519809 # number of overall (read+write) accesses 342711167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 627191 # number of overall (read+write) accesses 342811167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu1.dtb.walker 8662 # number of overall (read+write) accesses 342911167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu1.itb.walker 6376 # number of overall (read+write) accesses 343011167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu1.inst 575353 # number of overall (read+write) accesses 343111167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu1.data 952482 # number of overall (read+write) accesses 343211167Sjthestness@gmail.comsystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 520372 # number of overall (read+write) accesses 343311167Sjthestness@gmail.comsystem.l2c.overall_accesses::total 4922611 # number of overall (read+write) accesses 343411167Sjthestness@gmail.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.630857 # miss rate for UpgradeReq accesses 343511167Sjthestness@gmail.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.580491 # miss rate for UpgradeReq accesses 343611167Sjthestness@gmail.comsystem.l2c.UpgradeReq_miss_rate::total 0.605476 # miss rate for UpgradeReq accesses 343711167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.613537 # miss rate for SCUpgradeReq accesses 343811167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.602085 # miss rate for SCUpgradeReq accesses 343911167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.608257 # miss rate for SCUpgradeReq accesses 344011167Sjthestness@gmail.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.770639 # miss rate for ReadExReq accesses 344111167Sjthestness@gmail.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.405752 # miss rate for ReadExReq accesses 344211167Sjthestness@gmail.comsystem.l2c.ReadExReq_miss_rate::total 0.671446 # miss rate for ReadExReq accesses 344311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.275073 # miss rate for ReadSharedReq accesses 344411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.365824 # miss rate for ReadSharedReq accesses 344511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.106173 # miss rate for ReadSharedReq accesses 344611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.data 0.222037 # miss rate for ReadSharedReq accesses 344711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.537434 # miss rate for ReadSharedReq accesses 344811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.279150 # miss rate for ReadSharedReq accesses 344911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.315088 # miss rate for ReadSharedReq accesses 345011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.061781 # miss rate for ReadSharedReq accesses 345111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.data 0.159092 # miss rate for ReadSharedReq accesses 345211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.437598 # miss rate for ReadSharedReq accesses 345311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_miss_rate::total 0.246719 # miss rate for ReadSharedReq accesses 345411167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.275073 # miss rate for demand accesses 345511167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.365824 # miss rate for demand accesses 345611167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu0.inst 0.106173 # miss rate for demand accesses 345711167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu0.data 0.483288 # miss rate for demand accesses 345811167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.537434 # miss rate for demand accesses 345911167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.279150 # miss rate for demand accesses 346011167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu1.itb.walker 0.315088 # miss rate for demand accesses 346111167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu1.inst 0.061781 # miss rate for demand accesses 346211167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu1.data 0.229065 # miss rate for demand accesses 346311167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.437598 # miss rate for demand accesses 346411167Sjthestness@gmail.comsystem.l2c.demand_miss_rate::total 0.332478 # miss rate for demand accesses 346511167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.275073 # miss rate for overall accesses 346611167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.365824 # miss rate for overall accesses 346711167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu0.inst 0.106173 # miss rate for overall accesses 346811167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu0.data 0.483288 # miss rate for overall accesses 346911167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.537434 # miss rate for overall accesses 347011167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.279150 # miss rate for overall accesses 347111167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu1.itb.walker 0.315088 # miss rate for overall accesses 347211167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu1.inst 0.061781 # miss rate for overall accesses 347311167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu1.data 0.229065 # miss rate for overall accesses 347411167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.437598 # miss rate for overall accesses 347511167Sjthestness@gmail.comsystem.l2c.overall_miss_rate::total 0.332478 # miss rate for overall accesses 347611167Sjthestness@gmail.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 15373.392283 # average UpgradeReq miss latency 347711167Sjthestness@gmail.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 16467.807274 # average UpgradeReq miss latency 347811167Sjthestness@gmail.comsystem.l2c.UpgradeReq_avg_miss_latency::total 15902.141943 # average UpgradeReq miss latency 347911167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 16628.848347 # average SCUpgradeReq miss latency 348011167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 14640.294284 # average SCUpgradeReq miss latency 348111167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 15721.318250 # average SCUpgradeReq miss latency 348211167Sjthestness@gmail.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 178609.821410 # average ReadExReq miss latency 348311167Sjthestness@gmail.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 149760.614749 # average ReadExReq miss latency 348411167Sjthestness@gmail.comsystem.l2c.ReadExReq_avg_miss_latency::total 173870.610859 # average ReadExReq miss latency 348511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 142486.571008 # average ReadSharedReq miss latency 348611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 141752.136752 # average ReadSharedReq miss latency 348711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 137369.526069 # average ReadSharedReq miss latency 348811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 147905.883318 # average ReadSharedReq miss latency 348911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 183413.122172 # average ReadSharedReq miss latency 349011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 143252.067825 # average ReadSharedReq miss latency 349111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 143107.516177 # average ReadSharedReq miss latency 349211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 137486.721431 # average ReadSharedReq miss latency 349311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 144511.769312 # average ReadSharedReq miss latency 349411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 181513.812585 # average ReadSharedReq miss latency 349511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_miss_latency::total 166531.164145 # average ReadSharedReq miss latency 349611167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 142486.571008 # average overall miss latency 349711167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 141752.136752 # average overall miss latency 349811167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 137369.526069 # average overall miss latency 349911167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu0.data 171221.112179 # average overall miss latency 350011167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 183413.122172 # average overall miss latency 350111167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 143252.067825 # average overall miss latency 350211167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 143107.516177 # average overall miss latency 350311167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 137486.721431 # average overall miss latency 350411167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu1.data 147149.303318 # average overall miss latency 350511167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 181513.812585 # average overall miss latency 350611167Sjthestness@gmail.comsystem.l2c.demand_avg_miss_latency::total 169523.995263 # average overall miss latency 350711167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 142486.571008 # average overall miss latency 350811167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 141752.136752 # average overall miss latency 350911167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 137369.526069 # average overall miss latency 351011167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu0.data 171221.112179 # average overall miss latency 351111167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 183413.122172 # average overall miss latency 351211167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 143252.067825 # average overall miss latency 351311167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 143107.516177 # average overall miss latency 351411167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 137486.721431 # average overall miss latency 351511167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu1.data 147149.303318 # average overall miss latency 351611167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 181513.812585 # average overall miss latency 351711167Sjthestness@gmail.comsystem.l2c.overall_avg_miss_latency::total 169523.995263 # average overall miss latency 351811167Sjthestness@gmail.comsystem.l2c.blocked_cycles::no_mshrs 5328 # number of cycles access was blocked 351910515SAli.Saidi@ARM.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 352011167Sjthestness@gmail.comsystem.l2c.blocked::no_mshrs 43 # number of cycles access was blocked 352110515SAli.Saidi@ARM.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 352211167Sjthestness@gmail.comsystem.l2c.avg_blocked_cycles::no_mshrs 123.906977 # average number of cycles each access was blocked 352310515SAli.Saidi@ARM.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 352410515SAli.Saidi@ARM.comsystem.l2c.fast_writes 0 # number of fast writes performed 352510515SAli.Saidi@ARM.comsystem.l2c.cache_copies 0 # number of cache copies performed 352611167Sjthestness@gmail.comsystem.l2c.writebacks::writebacks 1264610 # number of writebacks 352711167Sjthestness@gmail.comsystem.l2c.writebacks::total 1264610 # number of writebacks 352811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.inst 171 # number of ReadSharedReq MSHR hits 352911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.data 23 # number of ReadSharedReq MSHR hits 353011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.dtb.walker 1 # number of ReadSharedReq MSHR hits 353111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.inst 152 # number of ReadSharedReq MSHR hits 353211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.data 16 # number of ReadSharedReq MSHR hits 353311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.l2cache.prefetcher 1 # number of ReadSharedReq MSHR hits 353411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_hits::total 364 # number of ReadSharedReq MSHR hits 353511167Sjthestness@gmail.comsystem.l2c.demand_mshr_hits::cpu0.inst 171 # number of demand (read+write) MSHR hits 353611167Sjthestness@gmail.comsystem.l2c.demand_mshr_hits::cpu0.data 23 # number of demand (read+write) MSHR hits 353711167Sjthestness@gmail.comsystem.l2c.demand_mshr_hits::cpu1.dtb.walker 1 # number of demand (read+write) MSHR hits 353811167Sjthestness@gmail.comsystem.l2c.demand_mshr_hits::cpu1.inst 152 # number of demand (read+write) MSHR hits 353911167Sjthestness@gmail.comsystem.l2c.demand_mshr_hits::cpu1.data 16 # number of demand (read+write) MSHR hits 354011167Sjthestness@gmail.comsystem.l2c.demand_mshr_hits::cpu1.l2cache.prefetcher 1 # number of demand (read+write) MSHR hits 354111167Sjthestness@gmail.comsystem.l2c.demand_mshr_hits::total 364 # number of demand (read+write) MSHR hits 354211167Sjthestness@gmail.comsystem.l2c.overall_mshr_hits::cpu0.inst 171 # number of overall MSHR hits 354311167Sjthestness@gmail.comsystem.l2c.overall_mshr_hits::cpu0.data 23 # number of overall MSHR hits 354411167Sjthestness@gmail.comsystem.l2c.overall_mshr_hits::cpu1.dtb.walker 1 # number of overall MSHR hits 354511167Sjthestness@gmail.comsystem.l2c.overall_mshr_hits::cpu1.inst 152 # number of overall MSHR hits 354611167Sjthestness@gmail.comsystem.l2c.overall_mshr_hits::cpu1.data 16 # number of overall MSHR hits 354711167Sjthestness@gmail.comsystem.l2c.overall_mshr_hits::cpu1.l2cache.prefetcher 1 # number of overall MSHR hits 354811167Sjthestness@gmail.comsystem.l2c.overall_mshr_hits::total 364 # number of overall MSHR hits 354911167Sjthestness@gmail.comsystem.l2c.CleanEvict_mshr_misses::writebacks 56079 # number of CleanEvict MSHR misses 355011167Sjthestness@gmail.comsystem.l2c.CleanEvict_mshr_misses::total 56079 # number of CleanEvict MSHR misses 355111167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 47272 # number of UpgradeReq MSHR misses 355211167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 44187 # number of UpgradeReq MSHR misses 355311167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_misses::total 91459 # number of UpgradeReq MSHR misses 355411167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 10524 # number of SCUpgradeReq MSHR misses 355511167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 8835 # number of SCUpgradeReq MSHR misses 355611167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_misses::total 19359 # number of SCUpgradeReq MSHR misses 355711167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 557751 # number of ReadExReq MSHR misses 355811167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 109635 # number of ReadExReq MSHR misses 355911167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_misses::total 667386 # number of ReadExReq MSHR misses 356011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 2718 # number of ReadSharedReq MSHR misses 356111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 2691 # number of ReadSharedReq MSHR misses 356211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.inst 73633 # number of ReadSharedReq MSHR misses 356311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.data 176731 # number of ReadSharedReq MSHR misses 356411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 337074 # number of ReadSharedReq MSHR misses 356511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 2417 # number of ReadSharedReq MSHR misses 356611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 2009 # number of ReadSharedReq MSHR misses 356711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.inst 35394 # number of ReadSharedReq MSHR misses 356811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.data 108529 # number of ReadSharedReq MSHR misses 356911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 227713 # number of ReadSharedReq MSHR misses 357011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_misses::total 968909 # number of ReadSharedReq MSHR misses 357111167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu0.dtb.walker 2718 # number of demand (read+write) MSHR misses 357211167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu0.itb.walker 2691 # number of demand (read+write) MSHR misses 357311167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu0.inst 73633 # number of demand (read+write) MSHR misses 357411167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu0.data 734482 # number of demand (read+write) MSHR misses 357511167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 337074 # number of demand (read+write) MSHR misses 357611167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu1.dtb.walker 2417 # number of demand (read+write) MSHR misses 357711167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu1.itb.walker 2009 # number of demand (read+write) MSHR misses 357811167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu1.inst 35394 # number of demand (read+write) MSHR misses 357911167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu1.data 218164 # number of demand (read+write) MSHR misses 358011167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 227713 # number of demand (read+write) MSHR misses 358111167Sjthestness@gmail.comsystem.l2c.demand_mshr_misses::total 1636295 # number of demand (read+write) MSHR misses 358211167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu0.dtb.walker 2718 # number of overall MSHR misses 358311167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu0.itb.walker 2691 # number of overall MSHR misses 358411167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu0.inst 73633 # number of overall MSHR misses 358511167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu0.data 734482 # number of overall MSHR misses 358611167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 337074 # number of overall MSHR misses 358711167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu1.dtb.walker 2417 # number of overall MSHR misses 358811167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu1.itb.walker 2009 # number of overall MSHR misses 358911167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu1.inst 35394 # number of overall MSHR misses 359011167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu1.data 218164 # number of overall MSHR misses 359111167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 227713 # number of overall MSHR misses 359211167Sjthestness@gmail.comsystem.l2c.overall_mshr_misses::total 1636295 # number of overall MSHR misses 359310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.inst 21294 # number of ReadReq MSHR uncacheable 359411167Sjthestness@gmail.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 33238 # number of ReadReq MSHR uncacheable 359510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.inst 67 # number of ReadReq MSHR uncacheable 359611167Sjthestness@gmail.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 5157 # number of ReadReq MSHR uncacheable 359711167Sjthestness@gmail.comsystem.l2c.ReadReq_mshr_uncacheable::total 59756 # number of ReadReq MSHR uncacheable 359811167Sjthestness@gmail.comsystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 33405 # number of WriteReq MSHR uncacheable 359911167Sjthestness@gmail.comsystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 4882 # number of WriteReq MSHR uncacheable 360011167Sjthestness@gmail.comsystem.l2c.WriteReq_mshr_uncacheable::total 38287 # number of WriteReq MSHR uncacheable 360110827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.inst 21294 # number of overall MSHR uncacheable misses 360211167Sjthestness@gmail.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 66643 # number of overall MSHR uncacheable misses 360310827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.inst 67 # number of overall MSHR uncacheable misses 360411167Sjthestness@gmail.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 10039 # number of overall MSHR uncacheable misses 360511167Sjthestness@gmail.comsystem.l2c.overall_mshr_uncacheable_misses::total 98043 # number of overall MSHR uncacheable misses 360611167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 3479994002 # number of UpgradeReq MSHR miss cycles 360711167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 3250114501 # number of UpgradeReq MSHR miss cycles 360811167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 6730108503 # number of UpgradeReq MSHR miss cycles 360911167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 804681003 # number of SCUpgradeReq MSHR miss cycles 361011167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 675684001 # number of SCUpgradeReq MSHR miss cycles 361111167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 1480365004 # number of SCUpgradeReq MSHR miss cycles 361211167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 94042296501 # number of ReadExReq MSHR miss cycles 361311167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 15322654998 # number of ReadExReq MSHR miss cycles 361411167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_miss_latency::total 109364951499 # number of ReadExReq MSHR miss cycles 361511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 360098500 # number of ReadSharedReq MSHR miss cycles 361611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 354545000 # number of ReadSharedReq MSHR miss cycles 361711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 9382267002 # number of ReadSharedReq MSHR miss cycles 361811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 24372813000 # number of ReadSharedReq MSHR miss cycles 361911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 58453054743 # number of ReadSharedReq MSHR miss cycles 362011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 321914500 # number of ReadSharedReq MSHR miss cycles 362111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 267413000 # number of ReadSharedReq MSHR miss cycles 362211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 4514510000 # number of ReadSharedReq MSHR miss cycles 362311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 14598503500 # number of ReadSharedReq MSHR miss cycles 362411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 39056095819 # number of ReadSharedReq MSHR miss cycles 362511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_latency::total 151681215064 # number of ReadSharedReq MSHR miss cycles 362611167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 360098500 # number of demand (read+write) MSHR miss cycles 362711167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 354545000 # number of demand (read+write) MSHR miss cycles 362811167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 9382267002 # number of demand (read+write) MSHR miss cycles 362911167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 118415109501 # number of demand (read+write) MSHR miss cycles 363011167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 58453054743 # number of demand (read+write) MSHR miss cycles 363111167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 321914500 # number of demand (read+write) MSHR miss cycles 363211167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 267413000 # number of demand (read+write) MSHR miss cycles 363311167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 4514510000 # number of demand (read+write) MSHR miss cycles 363411167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 29921158498 # number of demand (read+write) MSHR miss cycles 363511167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 39056095819 # number of demand (read+write) MSHR miss cycles 363611167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_latency::total 261046166563 # number of demand (read+write) MSHR miss cycles 363711167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 360098500 # number of overall MSHR miss cycles 363811167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 354545000 # number of overall MSHR miss cycles 363911167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 9382267002 # number of overall MSHR miss cycles 364011167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 118415109501 # number of overall MSHR miss cycles 364111167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 58453054743 # number of overall MSHR miss cycles 364211167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 321914500 # number of overall MSHR miss cycles 364311167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 267413000 # number of overall MSHR miss cycles 364411167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 4514510000 # number of overall MSHR miss cycles 364511167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 29921158498 # number of overall MSHR miss cycles 364611167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 39056095819 # number of overall MSHR miss cycles 364711167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_latency::total 261046166563 # number of overall MSHR miss cycles 364811138Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 2396727000 # number of ReadReq MSHR uncacheable cycles 364911167Sjthestness@gmail.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 5133320000 # number of ReadReq MSHR uncacheable cycles 365011138Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 7197500 # number of ReadReq MSHR uncacheable cycles 365111167Sjthestness@gmail.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 386376500 # number of ReadReq MSHR uncacheable cycles 365211167Sjthestness@gmail.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 7923621000 # number of ReadReq MSHR uncacheable cycles 365311167Sjthestness@gmail.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 5120804533 # number of WriteReq MSHR uncacheable cycles 365411167Sjthestness@gmail.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 429980000 # number of WriteReq MSHR uncacheable cycles 365511167Sjthestness@gmail.comsystem.l2c.WriteReq_mshr_uncacheable_latency::total 5550784533 # number of WriteReq MSHR uncacheable cycles 365611138Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 2396727000 # number of overall MSHR uncacheable cycles 365711167Sjthestness@gmail.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 10254124533 # number of overall MSHR uncacheable cycles 365811138Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 7197500 # number of overall MSHR uncacheable cycles 365911167Sjthestness@gmail.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 816356500 # number of overall MSHR uncacheable cycles 366011167Sjthestness@gmail.comsystem.l2c.overall_mshr_uncacheable_latency::total 13474405533 # number of overall MSHR uncacheable cycles 366110892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 366210892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 366311167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.630857 # mshr miss rate for UpgradeReq accesses 366411167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.580491 # mshr miss rate for UpgradeReq accesses 366511167Sjthestness@gmail.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.605476 # mshr miss rate for UpgradeReq accesses 366611167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.613537 # mshr miss rate for SCUpgradeReq accesses 366711167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.602085 # mshr miss rate for SCUpgradeReq accesses 366811167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.608257 # mshr miss rate for SCUpgradeReq accesses 366911167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.770639 # mshr miss rate for ReadExReq accesses 367011167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.405752 # mshr miss rate for ReadExReq accesses 367111167Sjthestness@gmail.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.671446 # mshr miss rate for ReadExReq accesses 367211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.275073 # mshr miss rate for ReadSharedReq accesses 367311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.365824 # mshr miss rate for ReadSharedReq accesses 367411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.105927 # mshr miss rate for ReadSharedReq accesses 367511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.222008 # mshr miss rate for ReadSharedReq accesses 367611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.537434 # mshr miss rate for ReadSharedReq accesses 367711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.279035 # mshr miss rate for ReadSharedReq accesses 367811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.315088 # mshr miss rate for ReadSharedReq accesses 367911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.061517 # mshr miss rate for ReadSharedReq accesses 368011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.159068 # mshr miss rate for ReadSharedReq accesses 368111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.437597 # mshr miss rate for ReadSharedReq accesses 368211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_mshr_miss_rate::total 0.246626 # mshr miss rate for ReadSharedReq accesses 368311167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.275073 # mshr miss rate for demand accesses 368411167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.365824 # mshr miss rate for demand accesses 368511167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.105927 # mshr miss rate for demand accesses 368611167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.483273 # mshr miss rate for demand accesses 368711167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.537434 # mshr miss rate for demand accesses 368811167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.279035 # mshr miss rate for demand accesses 368911167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.315088 # mshr miss rate for demand accesses 369011167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.061517 # mshr miss rate for demand accesses 369111167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.229048 # mshr miss rate for demand accesses 369211167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.437597 # mshr miss rate for demand accesses 369311167Sjthestness@gmail.comsystem.l2c.demand_mshr_miss_rate::total 0.332404 # mshr miss rate for demand accesses 369411167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.275073 # mshr miss rate for overall accesses 369511167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.365824 # mshr miss rate for overall accesses 369611167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.105927 # mshr miss rate for overall accesses 369711167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.483273 # mshr miss rate for overall accesses 369811167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.537434 # mshr miss rate for overall accesses 369911167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.279035 # mshr miss rate for overall accesses 370011167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.315088 # mshr miss rate for overall accesses 370111167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.061517 # mshr miss rate for overall accesses 370211167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.229048 # mshr miss rate for overall accesses 370311167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.437597 # mshr miss rate for overall accesses 370411167Sjthestness@gmail.comsystem.l2c.overall_mshr_miss_rate::total 0.332404 # mshr miss rate for overall accesses 370511167Sjthestness@gmail.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 73616.390294 # average UpgradeReq mshr miss latency 370611167Sjthestness@gmail.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 73553.635707 # average UpgradeReq mshr miss latency 370711167Sjthestness@gmail.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 73586.071387 # average UpgradeReq mshr miss latency 370811167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 76461.516819 # average SCUpgradeReq mshr miss latency 370911167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 76478.098585 # average SCUpgradeReq mshr miss latency 371011167Sjthestness@gmail.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 76469.084354 # average SCUpgradeReq mshr miss latency 371111167Sjthestness@gmail.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 168609.821410 # average ReadExReq mshr miss latency 371211167Sjthestness@gmail.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 139760.614749 # average ReadExReq mshr miss latency 371311167Sjthestness@gmail.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 163870.610859 # average ReadExReq mshr miss latency 371411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 132486.571008 # average ReadSharedReq mshr miss latency 371511167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 131752.136752 # average ReadSharedReq mshr miss latency 371611167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 127419.322885 # average ReadSharedReq mshr miss latency 371711167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 137909.099139 # average ReadSharedReq mshr miss latency 371811167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 173413.122172 # average ReadSharedReq mshr miss latency 371911167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 133187.629293 # average ReadSharedReq mshr miss latency 372011167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 133107.516177 # average ReadSharedReq mshr miss latency 372111167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 127550.149743 # average ReadSharedReq mshr miss latency 372211167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 134512.466714 # average ReadSharedReq mshr miss latency 372311167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 171514.563591 # average ReadSharedReq mshr miss latency 372411167Sjthestness@gmail.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::total 156548.463338 # average ReadSharedReq mshr miss latency 372511167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 132486.571008 # average overall mshr miss latency 372611167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 131752.136752 # average overall mshr miss latency 372711167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 127419.322885 # average overall mshr miss latency 372811167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 161222.616076 # average overall mshr miss latency 372911167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 173413.122172 # average overall mshr miss latency 373011167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 133187.629293 # average overall mshr miss latency 373111167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 133107.516177 # average overall mshr miss latency 373211167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 127550.149743 # average overall mshr miss latency 373311167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 137149.843686 # average overall mshr miss latency 373411167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 171514.563591 # average overall mshr miss latency 373511167Sjthestness@gmail.comsystem.l2c.demand_avg_mshr_miss_latency::total 159534.904503 # average overall mshr miss latency 373611167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 132486.571008 # average overall mshr miss latency 373711167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 131752.136752 # average overall mshr miss latency 373811167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 127419.322885 # average overall mshr miss latency 373911167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 161222.616076 # average overall mshr miss latency 374011167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 173413.122172 # average overall mshr miss latency 374111167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 133187.629293 # average overall mshr miss latency 374211167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 133107.516177 # average overall mshr miss latency 374311167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 127550.149743 # average overall mshr miss latency 374411167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 137149.843686 # average overall mshr miss latency 374511167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 171514.563591 # average overall mshr miss latency 374611167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_miss_latency::total 159534.904503 # average overall mshr miss latency 374711138Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 112554.099746 # average ReadReq mshr uncacheable latency 374811167Sjthestness@gmail.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 154441.302124 # average ReadReq mshr uncacheable latency 374911138Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 107425.373134 # average ReadReq mshr uncacheable latency 375011167Sjthestness@gmail.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 74922.726391 # average ReadReq mshr uncacheable latency 375111167Sjthestness@gmail.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 132599.588326 # average ReadReq mshr uncacheable latency 375211167Sjthestness@gmail.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 153294.552702 # average WriteReq mshr uncacheable latency 375311167Sjthestness@gmail.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 88074.559607 # average WriteReq mshr uncacheable latency 375411167Sjthestness@gmail.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total 144978.309426 # average WriteReq mshr uncacheable latency 375511138Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 112554.099746 # average overall mshr uncacheable latency 375611167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 153866.490599 # average overall mshr uncacheable latency 375711138Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 107425.373134 # average overall mshr uncacheable latency 375811167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 81318.507820 # average overall mshr uncacheable latency 375911167Sjthestness@gmail.comsystem.l2c.overall_avg_mshr_uncacheable_latency::total 137433.631498 # average overall mshr uncacheable latency 376010515SAli.Saidi@ARM.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 376111167Sjthestness@gmail.comsystem.membus.trans_dist::ReadReq 59756 # Transaction distribution 376211167Sjthestness@gmail.comsystem.membus.trans_dist::ReadResp 1037606 # Transaction distribution 376311167Sjthestness@gmail.comsystem.membus.trans_dist::WriteReq 38287 # Transaction distribution 376411167Sjthestness@gmail.comsystem.membus.trans_dist::WriteResp 38287 # Transaction distribution 376511167Sjthestness@gmail.comsystem.membus.trans_dist::Writeback 1371305 # Transaction distribution 376611167Sjthestness@gmail.comsystem.membus.trans_dist::CleanEvict 262648 # Transaction distribution 376711167Sjthestness@gmail.comsystem.membus.trans_dist::UpgradeReq 440849 # Transaction distribution 376811167Sjthestness@gmail.comsystem.membus.trans_dist::SCUpgradeReq 306045 # Transaction distribution 376911167Sjthestness@gmail.comsystem.membus.trans_dist::UpgradeResp 117782 # Transaction distribution 377011138Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeFailReq 3 # Transaction distribution 377111167Sjthestness@gmail.comsystem.membus.trans_dist::ReadExReq 681386 # Transaction distribution 377211167Sjthestness@gmail.comsystem.membus.trans_dist::ReadExResp 660425 # Transaction distribution 377311167Sjthestness@gmail.comsystem.membus.trans_dist::ReadSharedReq 977850 # Transaction distribution 377410892Sandreas.hansson@arm.comsystem.membus.trans_dist::InvalidateReq 106728 # Transaction distribution 377510892Sandreas.hansson@arm.comsystem.membus.trans_dist::InvalidateResp 106728 # Transaction distribution 377611138Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122826 # Packet count per connected master and slave (bytes) 377710576Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 78 # Packet count per connected master and slave (bytes) 377811167Sjthestness@gmail.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 25318 # Packet count per connected master and slave (bytes) 377911167Sjthestness@gmail.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 5711814 # Packet count per connected master and slave (bytes) 378011167Sjthestness@gmail.comsystem.membus.pkt_count_system.l2c.mem_side::total 5860036 # Packet count per connected master and slave (bytes) 378111167Sjthestness@gmail.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 343033 # Packet count per connected master and slave (bytes) 378211167Sjthestness@gmail.comsystem.membus.pkt_count_system.iocache.mem_side::total 343033 # Packet count per connected master and slave (bytes) 378311167Sjthestness@gmail.comsystem.membus.pkt_count::total 6203069 # Packet count per connected master and slave (bytes) 378411138Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155933 # Cumulative packet size per connected master and slave (bytes) 378510576Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 572 # Cumulative packet size per connected master and slave (bytes) 378611167Sjthestness@gmail.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 50636 # Cumulative packet size per connected master and slave (bytes) 378711167Sjthestness@gmail.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 185527680 # Cumulative packet size per connected master and slave (bytes) 378811167Sjthestness@gmail.comsystem.membus.pkt_size_system.l2c.mem_side::total 185734821 # Cumulative packet size per connected master and slave (bytes) 378911167Sjthestness@gmail.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7281536 # Cumulative packet size per connected master and slave (bytes) 379011167Sjthestness@gmail.comsystem.membus.pkt_size_system.iocache.mem_side::total 7281536 # Cumulative packet size per connected master and slave (bytes) 379111167Sjthestness@gmail.comsystem.membus.pkt_size::total 193016357 # Cumulative packet size per connected master and slave (bytes) 379211167Sjthestness@gmail.comsystem.membus.snoops 652692 # Total snoops (count) 379311167Sjthestness@gmail.comsystem.membus.snoop_fanout::samples 4246933 # Request fanout histogram 379410576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 379510576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 379610576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 379710576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 379811167Sjthestness@gmail.comsystem.membus.snoop_fanout::1 4246933 100.00% 100.00% # Request fanout histogram 379910576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 380010576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 380110576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 380210576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 380311167Sjthestness@gmail.comsystem.membus.snoop_fanout::total 4246933 # Request fanout histogram 380411167Sjthestness@gmail.comsystem.membus.reqLayer0.occupancy 98658999 # Layer occupancy (ticks) 380510576Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 380610892Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 54500 # Layer occupancy (ticks) 380710576Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 380811167Sjthestness@gmail.comsystem.membus.reqLayer2.occupancy 21380469 # Layer occupancy (ticks) 380910576Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 381011167Sjthestness@gmail.comsystem.membus.reqLayer5.occupancy 9518454911 # Layer occupancy (ticks) 381110585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 381211167Sjthestness@gmail.comsystem.membus.respLayer2.occupancy 8904498116 # Layer occupancy (ticks) 381310576Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 381411167Sjthestness@gmail.comsystem.membus.respLayer3.occupancy 230513312 # Layer occupancy (ticks) 381510576Sandreas.hansson@arm.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 381610515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 381710515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 381810515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 381910515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 382010515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 382110515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 382210515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 382310515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 382410515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 382510515SAli.Saidi@ARM.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 382610515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 382710515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 382810515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 382910515SAli.Saidi@ARM.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 383010515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 383110515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 383210515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 383310515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 383410515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 383510515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 383610515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 383710515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 383810515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 383910515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 384010515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 384110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 384210515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 384310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 384410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 384510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 384610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 384710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 384810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 384910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 385010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 385110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 385210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 385310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 385410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 385510515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 385610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 385710515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 385811103Snilay@cs.wisc.edusystem.realview.realview_io.osc_pxl.clock 42105 # Clock period in ticks 385911014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_clcd.clock 42105 # Clock period in ticks 386011014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_cpu.clock 16667 # Clock period in ticks 386111014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_ddr.clock 25000 # Clock period in ticks 386211014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_hsbm.clock 25000 # Clock period in ticks 386311014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_mcc.clock 20000 # Clock period in ticks 386411014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_peripheral.clock 41667 # Clock period in ticks 386511014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_smb.clock 20000 # Clock period in ticks 386611014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_sys.clock 16667 # Clock period in ticks 386711014Sandreas.sandberg@arm.comsystem.realview.realview_io.osc_system_bus.clock 41667 # Clock period in ticks 386811167Sjthestness@gmail.comsystem.toL2Bus.snoop_filter.tot_requests 11772030 # Total number of requests made to the snoop filter. 386911167Sjthestness@gmail.comsystem.toL2Bus.snoop_filter.hit_single_requests 5986527 # Number of requests hitting in the snoop filter with a single holder of the requested data. 387011167Sjthestness@gmail.comsystem.toL2Bus.snoop_filter.hit_multi_requests 2060183 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 387111167Sjthestness@gmail.comsystem.toL2Bus.snoop_filter.tot_snoops 193514 # Total number of snoops made to the snoop filter. 387211167Sjthestness@gmail.comsystem.toL2Bus.snoop_filter.hit_single_snoops 180675 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 387311167Sjthestness@gmail.comsystem.toL2Bus.snoop_filter.hit_multi_snoops 12839 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 387411167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::ReadReq 59758 # Transaction distribution 387511167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::ReadResp 4863251 # Transaction distribution 387611167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::WriteReq 38287 # Transaction distribution 387711167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::WriteResp 38287 # Transaction distribution 387811167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::Writeback 3950228 # Transaction distribution 387911167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::CleanEvict 1568757 # Transaction distribution 388011167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::UpgradeReq 493482 # Transaction distribution 388111167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::SCUpgradeReq 318513 # Transaction distribution 388211167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::UpgradeResp 811995 # Transaction distribution 388311167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::SCUpgradeFailReq 125 # Transaction distribution 388411167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution 388511167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::ReadExReq 1145198 # Transaction distribution 388611167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::ReadExResp 1145198 # Transaction distribution 388711167Sjthestness@gmail.comsystem.toL2Bus.trans_dist::ReadSharedReq 4810734 # Transaction distribution 388810892Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::InvalidateReq 106728 # Transaction distribution 388911167Sjthestness@gmail.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 9122705 # Packet count per connected master and slave (bytes) 389011167Sjthestness@gmail.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 6709100 # Packet count per connected master and slave (bytes) 389111167Sjthestness@gmail.comsystem.toL2Bus.pkt_count::total 15831805 # Packet count per connected master and slave (bytes) 389211167Sjthestness@gmail.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 283955252 # Cumulative packet size per connected master and slave (bytes) 389311167Sjthestness@gmail.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 196820081 # Cumulative packet size per connected master and slave (bytes) 389411167Sjthestness@gmail.comsystem.toL2Bus.pkt_size::total 480775333 # Cumulative packet size per connected master and slave (bytes) 389511167Sjthestness@gmail.comsystem.toL2Bus.snoops 3520564 # Total snoops (count) 389611167Sjthestness@gmail.comsystem.toL2Bus.snoop_fanout::samples 13735314 # Request fanout histogram 389711167Sjthestness@gmail.comsystem.toL2Bus.snoop_fanout::mean 0.326662 # Request fanout histogram 389811167Sjthestness@gmail.comsystem.toL2Bus.snoop_fanout::stdev 0.470981 # Request fanout histogram 389910515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 390011167Sjthestness@gmail.comsystem.toL2Bus.snoop_fanout::0 9261350 67.43% 67.43% # Request fanout histogram 390111167Sjthestness@gmail.comsystem.toL2Bus.snoop_fanout::1 4461125 32.48% 99.91% # Request fanout histogram 390211167Sjthestness@gmail.comsystem.toL2Bus.snoop_fanout::2 12839 0.09% 100.00% # Request fanout histogram 390310515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 390411138Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 390510515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 390611167Sjthestness@gmail.comsystem.toL2Bus.snoop_fanout::total 13735314 # Request fanout histogram 390711167Sjthestness@gmail.comsystem.toL2Bus.reqLayer0.occupancy 9000721880 # Layer occupancy (ticks) 390810515SAli.Saidi@ARM.comsystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 390911167Sjthestness@gmail.comsystem.toL2Bus.snoopLayer0.occupancy 2650288 # Layer occupancy (ticks) 391010515SAli.Saidi@ARM.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 391111167Sjthestness@gmail.comsystem.toL2Bus.respLayer0.occupancy 5320683808 # Layer occupancy (ticks) 391210515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 391311167Sjthestness@gmail.comsystem.toL2Bus.respLayer1.occupancy 4098533956 # Layer occupancy (ticks) 391410515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 391510515SAli.Saidi@ARM.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 391611167Sjthestness@gmail.comsystem.cpu0.kern.inst.quiesce 13032 # number of quiesce instructions executed 391710515SAli.Saidi@ARM.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 391811167Sjthestness@gmail.comsystem.cpu1.kern.inst.quiesce 5368 # number of quiesce instructions executed 391910515SAli.Saidi@ARM.com 392010515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 3921