simple-atomic-mp-ruby.py revision 10720
1# Copyright (c) 2006-2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright 9# notice, this list of conditions and the following disclaimer in the 10# documentation and/or other materials provided with the distribution; 11# neither the name of the copyright holders nor the names of its 12# contributors may be used to endorse or promote products derived from 13# this software without specific prior written permission. 14# 15# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 16# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 17# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 18# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 19# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 20# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 21# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 22# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 23# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 24# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 25# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 26# 27# Authors: Ron Dreslinski 28 29import m5 30from m5.objects import * 31m5.util.addToPath('../configs/topologies') 32 33 34nb_cores = 4 35cpus = [ AtomicSimpleCPU(cpu_id=i) for i in xrange(nb_cores) ] 36 37import ruby_config 38ruby_memory = ruby_config.generate("TwoLevel_SplitL1UnifiedL2.rb", nb_cores) 39 40# system simulated 41system = System(cpu = cpus, physmem = ruby_memory, membus = SystemXBar(), 42 clk_domain = SrcClockDomain(clock = '1GHz')) 43 44# Create a seperate clock domain for components that should run at 45# CPUs frequency 46system.cpu.clk_domain = SrcClockDomain(clock = '2GHz') 47 48# add L1 caches 49for cpu in cpus: 50 cpu.connectAllPorts(system.membus) 51 # All cpus are associated with cpu_clk_domain 52 cpu.clk_domain = system.cpu_clk_domain 53 54# connect memory to membus 55system.physmem.port = system.membus.master 56 57# Connect the system port for loading of binaries etc 58system.system_port = system.membus.slave 59 60# ----------------------- 61# run simulation 62# ----------------------- 63 64root = Root(full_system = False, system = system) 65root.system.mem_mode = 'atomic' 66