ev5_defs.h revision 8012
18012Ssaidi@eecs.umich.edu/* 28012Ssaidi@eecs.umich.eduCopyright 1995 Hewlett-Packard Development Company, L.P. 38012Ssaidi@eecs.umich.edu 48012Ssaidi@eecs.umich.eduPermission is hereby granted, free of charge, to any person obtaining a copy of 58012Ssaidi@eecs.umich.eduthis software and associated documentation files (the "Software"), to deal in 68012Ssaidi@eecs.umich.eduthe Software without restriction, including without limitation the rights to 78012Ssaidi@eecs.umich.eduuse, copy, modify, merge, publish, distribute, sublicense, and/or sell copies 88012Ssaidi@eecs.umich.eduof the Software, and to permit persons to whom the Software is furnished to do 98012Ssaidi@eecs.umich.eduso, subject to the following conditions: 108012Ssaidi@eecs.umich.edu 118012Ssaidi@eecs.umich.eduThe above copyright notice and this permission notice shall be included in all 128012Ssaidi@eecs.umich.educopies or substantial portions of the Software. 138012Ssaidi@eecs.umich.edu 148012Ssaidi@eecs.umich.eduTHE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 158012Ssaidi@eecs.umich.eduIMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 168012Ssaidi@eecs.umich.eduFITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE 178012Ssaidi@eecs.umich.eduAUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 188012Ssaidi@eecs.umich.eduLIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 198012Ssaidi@eecs.umich.eduOUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE 208012Ssaidi@eecs.umich.eduSOFTWARE. 218012Ssaidi@eecs.umich.edu*/ 228012Ssaidi@eecs.umich.edu 237997Ssaidi@eecs.umich.edu#ifndef EV5_DEFS_INCLUDED 247997Ssaidi@eecs.umich.edu#define EV5_DEFS_INCLUDED 1 257997Ssaidi@eecs.umich.edu 267997Ssaidi@eecs.umich.edu// adapted from the version emailed to lance..pb Nov/95 277997Ssaidi@eecs.umich.edu 287997Ssaidi@eecs.umich.edu 297997Ssaidi@eecs.umich.edu// ******************************************************************************************************************************** 307997Ssaidi@eecs.umich.edu// Created 25-JUL-1995 14:21:23 by VAX SDL V3.2-12 Source: 21-JUL-1995 11:03:08 EV5$:[EV5.DVT.SUP]EV5_DEFS.SDL;24 317997Ssaidi@eecs.umich.edu// ******************************************************************************************************************************** 327997Ssaidi@eecs.umich.edu 337997Ssaidi@eecs.umich.edu// .MACRO $EV5DEF,..EQU=<=>,..COL=<:> 347997Ssaidi@eecs.umich.edu// EV5$K_REVISION'..equ'34 357997Ssaidi@eecs.umich.edu// In the definitions below, registers are annotated with one of the following 367997Ssaidi@eecs.umich.edu// symbols: 377997Ssaidi@eecs.umich.edu// 387997Ssaidi@eecs.umich.edu// RW - The register may be read and written 397997Ssaidi@eecs.umich.edu// RO - The register may only be read 407997Ssaidi@eecs.umich.edu// WO - The register may only be written 417997Ssaidi@eecs.umich.edu// 427997Ssaidi@eecs.umich.edu// For RO and WO registers, all bits and fields within the register are also 437997Ssaidi@eecs.umich.edu// read-only or write-only. For RW registers, each bit or field within 447997Ssaidi@eecs.umich.edu// the register is annotated with one of the following: 457997Ssaidi@eecs.umich.edu// 467997Ssaidi@eecs.umich.edu// RW - The bit/field may be read and written 477997Ssaidi@eecs.umich.edu// RO - The bit/field may be read; writes are ignored 487997Ssaidi@eecs.umich.edu// WO - The bit/field may be written; reads return an UNPREDICTABLE result. 497997Ssaidi@eecs.umich.edu// WZ - The bit/field may be written; reads return a 0 507997Ssaidi@eecs.umich.edu// WC - The bit/field may be read; writes cause state to clear 517997Ssaidi@eecs.umich.edu// RC - The bit/field may be read, which also causes state to clear; writes are ignored 527997Ssaidi@eecs.umich.edu// Architecturally-defined (SRM) registers for EVMS 537997Ssaidi@eecs.umich.edu#define pt0 320 547997Ssaidi@eecs.umich.edu#define pt1 321 557997Ssaidi@eecs.umich.edu#define pt2 322 567997Ssaidi@eecs.umich.edu#define pt3 323 577997Ssaidi@eecs.umich.edu#define pt4 324 587997Ssaidi@eecs.umich.edu#define pt5 325 597997Ssaidi@eecs.umich.edu#define pt6 326 607997Ssaidi@eecs.umich.edu#define pt7 327 617997Ssaidi@eecs.umich.edu#define pt8 328 627997Ssaidi@eecs.umich.edu#define pt9 329 637997Ssaidi@eecs.umich.edu#define pt10 330 647997Ssaidi@eecs.umich.edu#define pt11 331 657997Ssaidi@eecs.umich.edu#define pt12 332 667997Ssaidi@eecs.umich.edu#define pt13 333 677997Ssaidi@eecs.umich.edu#define pt14 334 687997Ssaidi@eecs.umich.edu#define pt15 335 697997Ssaidi@eecs.umich.edu#define pt16 336 707997Ssaidi@eecs.umich.edu#define pt17 337 717997Ssaidi@eecs.umich.edu#define pt18 338 727997Ssaidi@eecs.umich.edu#define pt19 339 737997Ssaidi@eecs.umich.edu#define pt20 340 747997Ssaidi@eecs.umich.edu#define pt21 341 757997Ssaidi@eecs.umich.edu#define pt22 342 767997Ssaidi@eecs.umich.edu#define pt23 343 777997Ssaidi@eecs.umich.edu#define cbox_ipr_offset 16777200 787997Ssaidi@eecs.umich.edu#define sc_ctl 168 797997Ssaidi@eecs.umich.edu#define sc_stat 232 807997Ssaidi@eecs.umich.edu#define sc_addr 392 817997Ssaidi@eecs.umich.edu#define sc_addr_nm 392 827997Ssaidi@eecs.umich.edu#define sc_addr_fhm 392 837997Ssaidi@eecs.umich.edu#define bc_ctl 296 847997Ssaidi@eecs.umich.edu#define bc_config 456 857997Ssaidi@eecs.umich.edu#define ei_stat 360 867997Ssaidi@eecs.umich.edu#define ei_addr 328 877997Ssaidi@eecs.umich.edu#define fill_syn 104 887997Ssaidi@eecs.umich.edu#define bc_tag_addr 264 897997Ssaidi@eecs.umich.edu#define ld_lock 488 907997Ssaidi@eecs.umich.edu#define aster 266 917997Ssaidi@eecs.umich.edu#define astrr 265 927997Ssaidi@eecs.umich.edu#define exc_addr 267 937997Ssaidi@eecs.umich.edu#define exc_sum 268 947997Ssaidi@eecs.umich.edu#define exc_mask 269 957997Ssaidi@eecs.umich.edu#define hwint_clr 277 967997Ssaidi@eecs.umich.edu#define ic_flush_ctl 281 977997Ssaidi@eecs.umich.edu#define icperr_stat 282 987997Ssaidi@eecs.umich.edu#define ic_perr_stat 282 997997Ssaidi@eecs.umich.edu#define ic_row_map 283 1007997Ssaidi@eecs.umich.edu#define icsr 280 1017997Ssaidi@eecs.umich.edu#define ifault_va_form 274 1027997Ssaidi@eecs.umich.edu#define intid 273 1037997Ssaidi@eecs.umich.edu#define ipl 272 1047997Ssaidi@eecs.umich.edu#define isr 256 1057997Ssaidi@eecs.umich.edu#define itb_is 263 1067997Ssaidi@eecs.umich.edu#define itb_asn 259 1077997Ssaidi@eecs.umich.edu#define itb_ia 261 1087997Ssaidi@eecs.umich.edu#define itb_iap 262 1097997Ssaidi@eecs.umich.edu#define itb_pte 258 1107997Ssaidi@eecs.umich.edu#define itb_pte_temp 260 1117997Ssaidi@eecs.umich.edu#define itb_tag 257 1127997Ssaidi@eecs.umich.edu#define ivptbr 275 1137997Ssaidi@eecs.umich.edu#define pal_base 270 1147997Ssaidi@eecs.umich.edu#define pmctr 284 1157997Ssaidi@eecs.umich.edu// this is not the register ps .. pb #define ps 271 1167997Ssaidi@eecs.umich.edu#define sirr 264 1177997Ssaidi@eecs.umich.edu#define sl_txmit 278 1187997Ssaidi@eecs.umich.edu#define sl_rcv 279 1197997Ssaidi@eecs.umich.edu#define alt_mode 524 1207997Ssaidi@eecs.umich.edu#define cc 525 1217997Ssaidi@eecs.umich.edu#define cc_ctl 526 1227997Ssaidi@eecs.umich.edu#define dc_flush 528 1237997Ssaidi@eecs.umich.edu#define dcperr_stat 530 1247997Ssaidi@eecs.umich.edu#define dc_test_ctl 531 1257997Ssaidi@eecs.umich.edu#define dc_test_tag 532 1267997Ssaidi@eecs.umich.edu#define dc_test_tag_temp 533 1277997Ssaidi@eecs.umich.edu#define dtb_asn 512 1287997Ssaidi@eecs.umich.edu#define dtb_cm 513 1297997Ssaidi@eecs.umich.edu#define dtb_ia 522 1307997Ssaidi@eecs.umich.edu#define dtb_iap 521 1317997Ssaidi@eecs.umich.edu#define dtb_is 523 1327997Ssaidi@eecs.umich.edu#define dtb_pte 515 1337997Ssaidi@eecs.umich.edu#define dtb_pte_temp 516 1347997Ssaidi@eecs.umich.edu#define dtb_tag 514 1357997Ssaidi@eecs.umich.edu#define mcsr 527 1367997Ssaidi@eecs.umich.edu#define dc_mode 534 1377997Ssaidi@eecs.umich.edu#define maf_mode 535 1387997Ssaidi@eecs.umich.edu#define mm_stat 517 1397997Ssaidi@eecs.umich.edu#define mvptbr 520 1407997Ssaidi@eecs.umich.edu#define va 518 1417997Ssaidi@eecs.umich.edu#define va_form 519 1427997Ssaidi@eecs.umich.edu#define ev5_srm__ps 0 1437997Ssaidi@eecs.umich.edu#define ev5_srm__pc 0 1447997Ssaidi@eecs.umich.edu#define ev5_srm__asten 0 1457997Ssaidi@eecs.umich.edu#define ev5_srm__astsr 0 1467997Ssaidi@eecs.umich.edu#define ev5_srm__ipir 0 1477997Ssaidi@eecs.umich.edu#define ev5_srm__ipl 0 1487997Ssaidi@eecs.umich.edu#define ev5_srm__mces 0 1497997Ssaidi@eecs.umich.edu#define ev5_srm__pcbb 0 1507997Ssaidi@eecs.umich.edu#define ev5_srm__prbr 0 1517997Ssaidi@eecs.umich.edu#define ev5_srm__ptbr 0 1527997Ssaidi@eecs.umich.edu#define ev5_srm__scbb 0 1537997Ssaidi@eecs.umich.edu#define ev5_srm__sirr 0 1547997Ssaidi@eecs.umich.edu#define ev5_srm__sisr 0 1557997Ssaidi@eecs.umich.edu#define ev5_srm__tbchk 0 1567997Ssaidi@eecs.umich.edu#define ev5_srm__tb1a 0 1577997Ssaidi@eecs.umich.edu#define ev5_srm__tb1ap 0 1587997Ssaidi@eecs.umich.edu#define ev5_srm__tb1ad 0 1597997Ssaidi@eecs.umich.edu#define ev5_srm__tb1ai 0 1607997Ssaidi@eecs.umich.edu#define ev5_srm__tbis 0 1617997Ssaidi@eecs.umich.edu#define ev5_srm__ksp 0 1627997Ssaidi@eecs.umich.edu#define ev5_srm__esp 0 1637997Ssaidi@eecs.umich.edu#define ev5_srm__ssp 0 1647997Ssaidi@eecs.umich.edu#define ev5_srm__usp 0 1657997Ssaidi@eecs.umich.edu#define ev5_srm__vptb 0 1667997Ssaidi@eecs.umich.edu#define ev5_srm__whami 0 1677997Ssaidi@eecs.umich.edu#define ev5_srm__cc 0 1687997Ssaidi@eecs.umich.edu#define ev5_srm__unq 0 1697997Ssaidi@eecs.umich.edu// processor-specific iprs. 1707997Ssaidi@eecs.umich.edu#define ev5__sc_ctl 168 1717997Ssaidi@eecs.umich.edu#define ev5__sc_stat 232 1727997Ssaidi@eecs.umich.edu#define ev5__sc_addr 392 1737997Ssaidi@eecs.umich.edu#define ev5__bc_ctl 296 1747997Ssaidi@eecs.umich.edu#define ev5__bc_config 456 1757997Ssaidi@eecs.umich.edu#define bc_config_k_size_1mb 1 1767997Ssaidi@eecs.umich.edu#define bc_config_k_size_2mb 2 1777997Ssaidi@eecs.umich.edu#define bc_config_k_size_4mb 3 1787997Ssaidi@eecs.umich.edu#define bc_config_k_size_8mb 4 1797997Ssaidi@eecs.umich.edu#define bc_config_k_size_16mb 5 1807997Ssaidi@eecs.umich.edu#define bc_config_k_size_32mb 6 1817997Ssaidi@eecs.umich.edu#define bc_config_k_size_64mb 7 1827997Ssaidi@eecs.umich.edu#define ev5__ei_stat 360 1837997Ssaidi@eecs.umich.edu#define ev5__ei_addr 328 1847997Ssaidi@eecs.umich.edu#define ev5__fill_syn 104 1857997Ssaidi@eecs.umich.edu#define ev5__bc_tag_addr 264 1867997Ssaidi@eecs.umich.edu#define ev5__aster 266 1877997Ssaidi@eecs.umich.edu#define ev5__astrr 265 1887997Ssaidi@eecs.umich.edu#define ev5__exc_addr 267 1897997Ssaidi@eecs.umich.edu#define exc_addr_v_pa 2 1907997Ssaidi@eecs.umich.edu#define exc_addr_s_pa 62 1917997Ssaidi@eecs.umich.edu#define ev5__exc_sum 268 1927997Ssaidi@eecs.umich.edu#define ev5__exc_mask 269 1937997Ssaidi@eecs.umich.edu#define ev5__hwint_clr 277 1947997Ssaidi@eecs.umich.edu#define ev5__ic_flush_ctl 281 1957997Ssaidi@eecs.umich.edu#define ev5__icperr_stat 282 1967997Ssaidi@eecs.umich.edu#define ev5__ic_perr_stat 282 1977997Ssaidi@eecs.umich.edu#define ev5__ic_row_map 283 1987997Ssaidi@eecs.umich.edu#define ev5__icsr 280 1997997Ssaidi@eecs.umich.edu#define ev5__ifault_va_form 274 2007997Ssaidi@eecs.umich.edu#define ev5__ifault_va_form_nt 274 2017997Ssaidi@eecs.umich.edu#define ifault_va_form_nt_v_vptb 30 2027997Ssaidi@eecs.umich.edu#define ifault_va_form_nt_s_vptb 34 2037997Ssaidi@eecs.umich.edu#define ev5__intid 273 2047997Ssaidi@eecs.umich.edu#define ev5__ipl 272 2057997Ssaidi@eecs.umich.edu#define ev5__itb_is 263 2067997Ssaidi@eecs.umich.edu#define ev5__itb_asn 259 2077997Ssaidi@eecs.umich.edu#define ev5__itb_ia 261 2087997Ssaidi@eecs.umich.edu#define ev5__itb_iap 262 2097997Ssaidi@eecs.umich.edu#define ev5__itb_pte 258 2107997Ssaidi@eecs.umich.edu#define ev5__itb_pte_temp 260 2117997Ssaidi@eecs.umich.edu#define ev5__itb_tag 257 2127997Ssaidi@eecs.umich.edu#define ev5__ivptbr 275 2137997Ssaidi@eecs.umich.edu#define ivptbr_v_vptb 30 2147997Ssaidi@eecs.umich.edu#define ivptbr_s_vptb 34 2157997Ssaidi@eecs.umich.edu#define ev5__pal_base 270 2167997Ssaidi@eecs.umich.edu#define ev5__pmctr 284 2177997Ssaidi@eecs.umich.edu#define ev5__ps 271 2187997Ssaidi@eecs.umich.edu#define ev5__isr 256 2197997Ssaidi@eecs.umich.edu#define ev5__sirr 264 2207997Ssaidi@eecs.umich.edu#define ev5__sl_txmit 278 2217997Ssaidi@eecs.umich.edu#define ev5__sl_rcv 279 2227997Ssaidi@eecs.umich.edu#define ev5__alt_mode 524 2237997Ssaidi@eecs.umich.edu#define ev5__cc 525 2247997Ssaidi@eecs.umich.edu#define ev5__cc_ctl 526 2257997Ssaidi@eecs.umich.edu#define ev5__dc_flush 528 2267997Ssaidi@eecs.umich.edu#define ev5__dcperr_stat 530 2277997Ssaidi@eecs.umich.edu#define ev5__dc_test_ctl 531 2287997Ssaidi@eecs.umich.edu#define ev5__dc_test_tag 532 2297997Ssaidi@eecs.umich.edu#define ev5__dc_test_tag_temp 533 2307997Ssaidi@eecs.umich.edu#define ev5__dtb_asn 512 2317997Ssaidi@eecs.umich.edu#define ev5__dtb_cm 513 2327997Ssaidi@eecs.umich.edu#define ev5__dtb_ia 522 2337997Ssaidi@eecs.umich.edu#define ev5__dtb_iap 521 2347997Ssaidi@eecs.umich.edu#define ev5__dtb_is 523 2357997Ssaidi@eecs.umich.edu#define ev5__dtb_pte 515 2367997Ssaidi@eecs.umich.edu#define ev5__dtb_pte_temp 516 2377997Ssaidi@eecs.umich.edu#define ev5__dtb_tag 514 2387997Ssaidi@eecs.umich.edu#define ev5__mcsr 527 2397997Ssaidi@eecs.umich.edu#define ev5__dc_mode 534 2407997Ssaidi@eecs.umich.edu#define ev5__maf_mode 535 2417997Ssaidi@eecs.umich.edu#define ev5__mm_stat 517 2427997Ssaidi@eecs.umich.edu#define ev5__mvptbr 520 2437997Ssaidi@eecs.umich.edu#define ev5__va 518 2447997Ssaidi@eecs.umich.edu#define ev5__va_form 519 2457997Ssaidi@eecs.umich.edu#define ev5__va_form_nt 519 2467997Ssaidi@eecs.umich.edu#define va_form_nt_s_va 19 2477997Ssaidi@eecs.umich.edu#define va_form_nt_v_vptb 30 2487997Ssaidi@eecs.umich.edu#define va_form_nt_s_vptb 34 2497997Ssaidi@eecs.umich.edu#define ev5s_ev5_def 10 2507997Ssaidi@eecs.umich.edu#define ev5_def 0 2517997Ssaidi@eecs.umich.edu// cbox registers. 2527997Ssaidi@eecs.umich.edu#define sc_ctl_v_sc_fhit 0 2537997Ssaidi@eecs.umich.edu#define sc_ctl_v_sc_flush 1 2547997Ssaidi@eecs.umich.edu#define sc_ctl_s_sc_tag_stat 6 2557997Ssaidi@eecs.umich.edu#define sc_ctl_v_sc_tag_stat 2 2567997Ssaidi@eecs.umich.edu#define sc_ctl_s_sc_fb_dp 4 2577997Ssaidi@eecs.umich.edu#define sc_ctl_v_sc_fb_dp 8 2587997Ssaidi@eecs.umich.edu#define sc_ctl_v_sc_blk_size 12 2597997Ssaidi@eecs.umich.edu#define sc_ctl_s_sc_set_en 3 2607997Ssaidi@eecs.umich.edu#define sc_ctl_v_sc_set_en 13 2617997Ssaidi@eecs.umich.edu#define sc_ctl_s_sc_soft_repair 3 2627997Ssaidi@eecs.umich.edu#define sc_ctl_v_sc_soft_repair 16 2637997Ssaidi@eecs.umich.edu#define sc_stat_s_sc_tperr 3 2647997Ssaidi@eecs.umich.edu#define sc_stat_v_sc_tperr 0 2657997Ssaidi@eecs.umich.edu#define sc_stat_s_sc_dperr 8 2667997Ssaidi@eecs.umich.edu#define sc_stat_v_sc_dperr 3 2677997Ssaidi@eecs.umich.edu#define sc_stat_s_cbox_cmd 5 2687997Ssaidi@eecs.umich.edu#define sc_stat_v_cbox_cmd 11 2697997Ssaidi@eecs.umich.edu#define sc_stat_v_sc_scnd_err 16 2707997Ssaidi@eecs.umich.edu#define sc_addr_fhm_v_sc_tag_parity 4 2717997Ssaidi@eecs.umich.edu#define sc_addr_fhm_s_tag_stat_sb0 3 2727997Ssaidi@eecs.umich.edu#define sc_addr_fhm_v_tag_stat_sb0 5 2737997Ssaidi@eecs.umich.edu#define sc_addr_fhm_s_tag_stat_sb1 3 2747997Ssaidi@eecs.umich.edu#define sc_addr_fhm_v_tag_stat_sb1 8 2757997Ssaidi@eecs.umich.edu#define sc_addr_fhm_s_ow_mod0 2 2767997Ssaidi@eecs.umich.edu#define sc_addr_fhm_v_ow_mod0 11 2777997Ssaidi@eecs.umich.edu#define sc_addr_fhm_s_ow_mod1 2 2787997Ssaidi@eecs.umich.edu#define sc_addr_fhm_v_ow_mod1 13 2797997Ssaidi@eecs.umich.edu#define sc_addr_fhm_s_tag_lo 17 2807997Ssaidi@eecs.umich.edu#define sc_addr_fhm_v_tag_lo 15 2817997Ssaidi@eecs.umich.edu#define sc_addr_fhm_s_tag_hi 7 2827997Ssaidi@eecs.umich.edu#define sc_addr_fhm_v_tag_hi 32 2837997Ssaidi@eecs.umich.edu#define bc_ctl_v_bc_enabled 0 2847997Ssaidi@eecs.umich.edu#define bc_ctl_v_alloc_cyc 1 2857997Ssaidi@eecs.umich.edu#define bc_ctl_v_ei_opt_cmd 2 2867997Ssaidi@eecs.umich.edu#define bc_ctl_v_ei_opt_cmd_mb 3 2877997Ssaidi@eecs.umich.edu#define bc_ctl_v_corr_fill_dat 4 2887997Ssaidi@eecs.umich.edu#define bc_ctl_v_vtm_first 5 2897997Ssaidi@eecs.umich.edu#define bc_ctl_v_ei_ecc_or_parity 6 2907997Ssaidi@eecs.umich.edu#define bc_ctl_v_bc_fhit 7 2917997Ssaidi@eecs.umich.edu#define bc_ctl_s_bc_tag_stat 5 2927997Ssaidi@eecs.umich.edu#define bc_ctl_v_bc_tag_stat 8 2937997Ssaidi@eecs.umich.edu#define bc_ctl_s_bc_bad_dat 2 2947997Ssaidi@eecs.umich.edu#define bc_ctl_v_bc_bad_dat 13 2957997Ssaidi@eecs.umich.edu#define bc_ctl_v_ei_dis_err 15 2967997Ssaidi@eecs.umich.edu#define bc_ctl_v_tl_pipe_latch 16 2977997Ssaidi@eecs.umich.edu#define bc_ctl_s_bc_wave_pipe 2 2987997Ssaidi@eecs.umich.edu#define bc_ctl_v_bc_wave_pipe 17 2997997Ssaidi@eecs.umich.edu#define bc_ctl_s_pm_mux_sel 6 3007997Ssaidi@eecs.umich.edu#define bc_ctl_v_pm_mux_sel 19 3017997Ssaidi@eecs.umich.edu#define bc_ctl_v_dbg_mux_sel 25 3027997Ssaidi@eecs.umich.edu#define bc_ctl_v_dis_baf_byp 26 3037997Ssaidi@eecs.umich.edu#define bc_ctl_v_dis_sc_vic_buf 27 3047997Ssaidi@eecs.umich.edu#define bc_ctl_v_dis_sys_addr_par 28 3057997Ssaidi@eecs.umich.edu#define bc_ctl_v_read_dirty_cln_shr 29 3067997Ssaidi@eecs.umich.edu#define bc_ctl_v_write_read_bubble 30 3077997Ssaidi@eecs.umich.edu#define bc_ctl_v_bc_wave_pipe_2 31 3087997Ssaidi@eecs.umich.edu#define bc_ctl_v_auto_dack 32 3097997Ssaidi@eecs.umich.edu#define bc_ctl_v_dis_byte_word 33 3107997Ssaidi@eecs.umich.edu#define bc_ctl_v_stclk_delay 34 3117997Ssaidi@eecs.umich.edu#define bc_ctl_v_write_under_miss 35 3127997Ssaidi@eecs.umich.edu#define bc_config_s_bc_size 3 3137997Ssaidi@eecs.umich.edu#define bc_config_v_bc_size 0 3147997Ssaidi@eecs.umich.edu#define bc_config_s_bc_rd_spd 4 3157997Ssaidi@eecs.umich.edu#define bc_config_v_bc_rd_spd 4 3167997Ssaidi@eecs.umich.edu#define bc_config_s_bc_wr_spd 4 3177997Ssaidi@eecs.umich.edu#define bc_config_v_bc_wr_spd 8 3187997Ssaidi@eecs.umich.edu#define bc_config_s_bc_rd_wr_spc 3 3197997Ssaidi@eecs.umich.edu#define bc_config_v_bc_rd_wr_spc 12 3207997Ssaidi@eecs.umich.edu#define bc_config_s_fill_we_offset 3 3217997Ssaidi@eecs.umich.edu#define bc_config_v_fill_we_offset 16 3227997Ssaidi@eecs.umich.edu#define bc_config_s_bc_we_ctl 9 3237997Ssaidi@eecs.umich.edu#define bc_config_v_bc_we_ctl 20 3247997Ssaidi@eecs.umich.edu// cbox registers, continued 3257997Ssaidi@eecs.umich.edu#define ei_stat_s_sys_id 4 3267997Ssaidi@eecs.umich.edu#define ei_stat_v_sys_id 24 3277997Ssaidi@eecs.umich.edu#define ei_stat_v_bc_tperr 28 3287997Ssaidi@eecs.umich.edu#define ei_stat_v_bc_tc_perr 29 3297997Ssaidi@eecs.umich.edu#define ei_stat_v_ei_es 30 3307997Ssaidi@eecs.umich.edu#define ei_stat_v_cor_ecc_err 31 3317997Ssaidi@eecs.umich.edu#define ei_stat_v_unc_ecc_err 32 3327997Ssaidi@eecs.umich.edu#define ei_stat_v_ei_par_err 33 3337997Ssaidi@eecs.umich.edu#define ei_stat_v_fil_ird 34 3347997Ssaidi@eecs.umich.edu#define ei_stat_v_seo_hrd_err 35 3357997Ssaidi@eecs.umich.edu// 3367997Ssaidi@eecs.umich.edu#define bc_tag_addr_v_hit 12 3377997Ssaidi@eecs.umich.edu#define bc_tag_addr_v_tagctl_p 13 3387997Ssaidi@eecs.umich.edu#define bc_tag_addr_v_tagctl_d 14 3397997Ssaidi@eecs.umich.edu#define bc_tag_addr_v_tagctl_s 15 3407997Ssaidi@eecs.umich.edu#define bc_tag_addr_v_tagctl_v 16 3417997Ssaidi@eecs.umich.edu#define bc_tag_addr_v_tag_p 17 3427997Ssaidi@eecs.umich.edu#define bc_tag_addr_s_bc_tag 19 3437997Ssaidi@eecs.umich.edu#define bc_tag_addr_v_bc_tag 20 3447997Ssaidi@eecs.umich.edu// ibox and icache registers. 3457997Ssaidi@eecs.umich.edu#define aster_v_kar 0 3467997Ssaidi@eecs.umich.edu#define aster_v_ear 1 3477997Ssaidi@eecs.umich.edu#define aster_v_sar 2 3487997Ssaidi@eecs.umich.edu#define aster_v_uar 3 3497997Ssaidi@eecs.umich.edu#define astrr_v_kar 0 3507997Ssaidi@eecs.umich.edu#define astrr_v_ear 1 3517997Ssaidi@eecs.umich.edu#define astrr_v_sar 2 3527997Ssaidi@eecs.umich.edu#define astrr_v_uar 3 3537997Ssaidi@eecs.umich.edu#define exc_addr_v_pal 0 3547997Ssaidi@eecs.umich.edu#define exc_sum_v_swc 10 3557997Ssaidi@eecs.umich.edu#define exc_sum_v_inv 11 3567997Ssaidi@eecs.umich.edu#define exc_sum_v_dze 12 3577997Ssaidi@eecs.umich.edu#define exc_sum_v_fov 13 3587997Ssaidi@eecs.umich.edu#define exc_sum_v_unf 14 3597997Ssaidi@eecs.umich.edu#define exc_sum_v_ine 15 3607997Ssaidi@eecs.umich.edu#define exc_sum_v_iov 16 3617997Ssaidi@eecs.umich.edu#define hwint_clr_v_pc0c 27 3627997Ssaidi@eecs.umich.edu#define hwint_clr_v_pc1c 28 3637997Ssaidi@eecs.umich.edu#define hwint_clr_v_pc2c 29 3647997Ssaidi@eecs.umich.edu#define hwint_clr_v_crdc 32 3657997Ssaidi@eecs.umich.edu#define hwint_clr_v_slc 33 3667997Ssaidi@eecs.umich.edu// ibox and icache registers, continued 3677997Ssaidi@eecs.umich.edu#define icperr_stat_v_dpe 11 3687997Ssaidi@eecs.umich.edu#define icperr_stat_v_tpe 12 3697997Ssaidi@eecs.umich.edu#define icperr_stat_v_tmr 13 3707997Ssaidi@eecs.umich.edu#define ic_perr_stat_v_dpe 11 3717997Ssaidi@eecs.umich.edu#define ic_perr_stat_v_tpe 12 3727997Ssaidi@eecs.umich.edu#define ic_perr_stat_v_tmr 13 3737997Ssaidi@eecs.umich.edu#define icsr_v_pma 8 3747997Ssaidi@eecs.umich.edu#define icsr_v_pmp 9 3757997Ssaidi@eecs.umich.edu#define icsr_v_byt 17 3767997Ssaidi@eecs.umich.edu#define icsr_v_fmp 18 3777997Ssaidi@eecs.umich.edu#define icsr_v_im0 20 3787997Ssaidi@eecs.umich.edu#define icsr_v_im1 21 3797997Ssaidi@eecs.umich.edu#define icsr_v_im2 22 3807997Ssaidi@eecs.umich.edu#define icsr_v_im3 23 3817997Ssaidi@eecs.umich.edu#define icsr_v_tmm 24 3827997Ssaidi@eecs.umich.edu#define icsr_v_tmd 25 3837997Ssaidi@eecs.umich.edu#define icsr_v_fpe 26 3847997Ssaidi@eecs.umich.edu#define icsr_v_hwe 27 3857997Ssaidi@eecs.umich.edu#define icsr_s_spe 2 3867997Ssaidi@eecs.umich.edu#define icsr_v_spe 28 3877997Ssaidi@eecs.umich.edu#define icsr_v_sde 30 3887997Ssaidi@eecs.umich.edu#define icsr_v_crde 32 3897997Ssaidi@eecs.umich.edu#define icsr_v_sle 33 3907997Ssaidi@eecs.umich.edu#define icsr_v_fms 34 3917997Ssaidi@eecs.umich.edu#define icsr_v_fbt 35 3927997Ssaidi@eecs.umich.edu#define icsr_v_fbd 36 3937997Ssaidi@eecs.umich.edu#define icsr_v_dbs 37 3947997Ssaidi@eecs.umich.edu#define icsr_v_ista 38 3957997Ssaidi@eecs.umich.edu#define icsr_v_tst 39 3967997Ssaidi@eecs.umich.edu#define ifault_va_form_s_va 30 3977997Ssaidi@eecs.umich.edu#define ifault_va_form_v_va 3 3987997Ssaidi@eecs.umich.edu#define ifault_va_form_s_vptb 31 3997997Ssaidi@eecs.umich.edu#define ifault_va_form_v_vptb 33 4007997Ssaidi@eecs.umich.edu#define ifault_va_form_nt_s_va 19 4017997Ssaidi@eecs.umich.edu#define ifault_va_form_nt_v_va 3 4027997Ssaidi@eecs.umich.edu#define intid_s_intid 5 4037997Ssaidi@eecs.umich.edu#define intid_v_intid 0 4047997Ssaidi@eecs.umich.edu// ibox and icache registers, continued 4057997Ssaidi@eecs.umich.edu#define ipl_s_ipl 5 4067997Ssaidi@eecs.umich.edu#define ipl_v_ipl 0 4077997Ssaidi@eecs.umich.edu#define itb_is_s_va 30 4087997Ssaidi@eecs.umich.edu#define itb_is_v_va 13 4097997Ssaidi@eecs.umich.edu#define itb_asn_s_asn 7 4107997Ssaidi@eecs.umich.edu#define itb_asn_v_asn 4 4117997Ssaidi@eecs.umich.edu#define itb_pte_v_asm 4 4127997Ssaidi@eecs.umich.edu#define itb_pte_s_gh 2 4137997Ssaidi@eecs.umich.edu#define itb_pte_v_gh 5 4147997Ssaidi@eecs.umich.edu#define itb_pte_v_kre 8 4157997Ssaidi@eecs.umich.edu#define itb_pte_v_ere 9 4167997Ssaidi@eecs.umich.edu#define itb_pte_v_sre 10 4177997Ssaidi@eecs.umich.edu#define itb_pte_v_ure 11 4187997Ssaidi@eecs.umich.edu#define itb_pte_s_pfn 27 4197997Ssaidi@eecs.umich.edu#define itb_pte_v_pfn 32 4207997Ssaidi@eecs.umich.edu#define itb_pte_temp_v_asm 13 4217997Ssaidi@eecs.umich.edu#define itb_pte_temp_v_kre 18 4227997Ssaidi@eecs.umich.edu#define itb_pte_temp_v_ere 19 4237997Ssaidi@eecs.umich.edu#define itb_pte_temp_v_sre 20 4247997Ssaidi@eecs.umich.edu#define itb_pte_temp_v_ure 21 4257997Ssaidi@eecs.umich.edu#define itb_pte_temp_s_gh 3 4267997Ssaidi@eecs.umich.edu#define itb_pte_temp_v_gh 29 4277997Ssaidi@eecs.umich.edu#define itb_pte_temp_s_pfn 27 4287997Ssaidi@eecs.umich.edu#define itb_pte_temp_v_pfn 32 4297997Ssaidi@eecs.umich.edu// ibox and icache registers, continued 4307997Ssaidi@eecs.umich.edu#define itb_tag_s_va 30 4317997Ssaidi@eecs.umich.edu#define itb_tag_v_va 13 4327997Ssaidi@eecs.umich.edu#define pal_base_s_pal_base 26 4337997Ssaidi@eecs.umich.edu#define pal_base_v_pal_base 14 4347997Ssaidi@eecs.umich.edu#define pmctr_s_sel2 4 4357997Ssaidi@eecs.umich.edu#define pmctr_v_sel2 0 4367997Ssaidi@eecs.umich.edu#define pmctr_s_sel1 4 4377997Ssaidi@eecs.umich.edu#define pmctr_v_sel1 4 4387997Ssaidi@eecs.umich.edu#define pmctr_v_killk 8 4397997Ssaidi@eecs.umich.edu#define pmctr_v_killp 9 4407997Ssaidi@eecs.umich.edu#define pmctr_s_ctl2 2 4417997Ssaidi@eecs.umich.edu#define pmctr_v_ctl2 10 4427997Ssaidi@eecs.umich.edu#define pmctr_s_ctl1 2 4437997Ssaidi@eecs.umich.edu#define pmctr_v_ctl1 12 4447997Ssaidi@eecs.umich.edu#define pmctr_s_ctl0 2 4457997Ssaidi@eecs.umich.edu#define pmctr_v_ctl0 14 4467997Ssaidi@eecs.umich.edu#define pmctr_s_ctr2 14 4477997Ssaidi@eecs.umich.edu#define pmctr_v_ctr2 16 4487997Ssaidi@eecs.umich.edu#define pmctr_v_killu 30 4497997Ssaidi@eecs.umich.edu#define pmctr_v_sel0 31 4507997Ssaidi@eecs.umich.edu#define pmctr_s_ctr1 16 4517997Ssaidi@eecs.umich.edu#define pmctr_v_ctr1 32 4527997Ssaidi@eecs.umich.edu#define pmctr_s_ctr0 16 4537997Ssaidi@eecs.umich.edu#define pmctr_v_ctr0 48 4547997Ssaidi@eecs.umich.edu#define ps_v_cm0 3 4557997Ssaidi@eecs.umich.edu#define ps_v_cm1 4 4567997Ssaidi@eecs.umich.edu#define isr_s_astrr 4 4577997Ssaidi@eecs.umich.edu#define isr_v_astrr 0 4587997Ssaidi@eecs.umich.edu#define isr_s_sisr 15 4597997Ssaidi@eecs.umich.edu#define isr_v_sisr 4 4607997Ssaidi@eecs.umich.edu#define isr_v_atr 19 4617997Ssaidi@eecs.umich.edu#define isr_v_i20 20 4627997Ssaidi@eecs.umich.edu#define isr_v_i21 21 4637997Ssaidi@eecs.umich.edu#define isr_v_i22 22 4647997Ssaidi@eecs.umich.edu#define isr_v_i23 23 4657997Ssaidi@eecs.umich.edu#define isr_v_pc0 27 4667997Ssaidi@eecs.umich.edu#define isr_v_pc1 28 4677997Ssaidi@eecs.umich.edu#define isr_v_pc2 29 4687997Ssaidi@eecs.umich.edu#define isr_v_pfl 30 4697997Ssaidi@eecs.umich.edu#define isr_v_mck 31 4707997Ssaidi@eecs.umich.edu#define isr_v_crd 32 4717997Ssaidi@eecs.umich.edu#define isr_v_sli 33 4727997Ssaidi@eecs.umich.edu#define isr_v_hlt 34 4737997Ssaidi@eecs.umich.edu#define sirr_s_sirr 15 4747997Ssaidi@eecs.umich.edu#define sirr_v_sirr 4 4757997Ssaidi@eecs.umich.edu// ibox and icache registers, continued 4767997Ssaidi@eecs.umich.edu#define sl_txmit_v_tmt 7 4777997Ssaidi@eecs.umich.edu#define sl_rcv_v_rcv 6 4787997Ssaidi@eecs.umich.edu// mbox and dcache registers. 4797997Ssaidi@eecs.umich.edu#define alt_mode_v_am0 3 4807997Ssaidi@eecs.umich.edu#define alt_mode_v_am1 4 4817997Ssaidi@eecs.umich.edu#define cc_ctl_v_cc_ena 32 4827997Ssaidi@eecs.umich.edu#define dcperr_stat_v_seo 0 4837997Ssaidi@eecs.umich.edu#define dcperr_stat_v_lock 1 4847997Ssaidi@eecs.umich.edu#define dcperr_stat_v_dp0 2 4857997Ssaidi@eecs.umich.edu#define dcperr_stat_v_dp1 3 4867997Ssaidi@eecs.umich.edu#define dcperr_stat_v_tp0 4 4877997Ssaidi@eecs.umich.edu#define dcperr_stat_v_tp1 5 4887997Ssaidi@eecs.umich.edu// the following two registers are used exclusively for test and diagnostics. 4897997Ssaidi@eecs.umich.edu// they should not be referenced in normal operation. 4907997Ssaidi@eecs.umich.edu#define dc_test_ctl_v_bank0 0 4917997Ssaidi@eecs.umich.edu#define dc_test_ctl_v_bank1 1 4927997Ssaidi@eecs.umich.edu#define dc_test_ctl_v_fill_0 2 4937997Ssaidi@eecs.umich.edu#define dc_test_ctl_s_index 10 4947997Ssaidi@eecs.umich.edu#define dc_test_ctl_v_index 3 4957997Ssaidi@eecs.umich.edu#define dc_test_ctl_s_fill_1 19 4967997Ssaidi@eecs.umich.edu#define dc_test_ctl_v_fill_1 13 4977997Ssaidi@eecs.umich.edu#define dc_test_ctl_s_fill_2 32 4987997Ssaidi@eecs.umich.edu#define dc_test_ctl_v_fill_2 32 4997997Ssaidi@eecs.umich.edu// mbox and dcache registers, continued. 5007997Ssaidi@eecs.umich.edu#define dc_test_tag_v_tag_par 2 5017997Ssaidi@eecs.umich.edu#define dc_test_tag_v_ow0 11 5027997Ssaidi@eecs.umich.edu#define dc_test_tag_v_ow1 12 5037997Ssaidi@eecs.umich.edu#define dc_test_tag_s_tag 26 5047997Ssaidi@eecs.umich.edu#define dc_test_tag_v_tag 13 5057997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_v_tag_par 2 5067997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_v_d0p0 3 5077997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_v_d0p1 4 5087997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_v_d1p0 5 5097997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_v_d1p1 6 5107997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_v_ow0 11 5117997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_v_ow1 12 5127997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_s_tag 26 5137997Ssaidi@eecs.umich.edu#define dc_test_tag_temp_v_tag 13 5147997Ssaidi@eecs.umich.edu#define dtb_asn_s_asn 7 5157997Ssaidi@eecs.umich.edu#define dtb_asn_v_asn 57 5167997Ssaidi@eecs.umich.edu#define dtb_cm_v_cm0 3 5177997Ssaidi@eecs.umich.edu#define dtb_cm_v_cm1 4 5187997Ssaidi@eecs.umich.edu#define dtbis_s_va0 30 5197997Ssaidi@eecs.umich.edu#define dtbis_v_va0 13 5207997Ssaidi@eecs.umich.edu#define dtb_pte_v_for 1 5217997Ssaidi@eecs.umich.edu#define dtb_pte_v_fow 2 5227997Ssaidi@eecs.umich.edu#define dtb_pte_v_asm 4 5237997Ssaidi@eecs.umich.edu#define dtb_pte_s_gh 2 5247997Ssaidi@eecs.umich.edu#define dtb_pte_v_gh 5 5257997Ssaidi@eecs.umich.edu#define dtb_pte_v_kre 8 5267997Ssaidi@eecs.umich.edu#define dtb_pte_v_ere 9 5277997Ssaidi@eecs.umich.edu#define dtb_pte_v_sre 10 5287997Ssaidi@eecs.umich.edu#define dtb_pte_v_ure 11 5297997Ssaidi@eecs.umich.edu#define dtb_pte_v_kwe 12 5307997Ssaidi@eecs.umich.edu#define dtb_pte_v_ewe 13 5317997Ssaidi@eecs.umich.edu#define dtb_pte_v_swe 14 5327997Ssaidi@eecs.umich.edu#define dtb_pte_v_uwe 15 5337997Ssaidi@eecs.umich.edu#define dtb_pte_s_pfn 27 5347997Ssaidi@eecs.umich.edu#define dtb_pte_v_pfn 32 5357997Ssaidi@eecs.umich.edu// mbox and dcache registers, continued. 5367997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_for 0 5377997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_fow 1 5387997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_kre 2 5397997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_ere 3 5407997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_sre 4 5417997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_ure 5 5427997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_kwe 6 5437997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_ewe 7 5447997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_swe 8 5457997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_uwe 9 5467997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_asm 10 5477997Ssaidi@eecs.umich.edu#define dtb_pte_temp_s_fill_0 2 5487997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_fill_0 11 5497997Ssaidi@eecs.umich.edu#define dtb_pte_temp_s_pfn 27 5507997Ssaidi@eecs.umich.edu#define dtb_pte_temp_v_pfn 13 5517997Ssaidi@eecs.umich.edu#define dtb_tag_s_va 30 5527997Ssaidi@eecs.umich.edu#define dtb_tag_v_va 13 5537997Ssaidi@eecs.umich.edu// most mcsr bits are used for testability and diagnostics only. 5547997Ssaidi@eecs.umich.edu// for normal operation, they will be supported in the following configuration: 5557997Ssaidi@eecs.umich.edu// split_dcache = 1, maf_nomerge = 0, wb_flush_always = 0, wb_nomerge = 0, 5567997Ssaidi@eecs.umich.edu// dc_ena<1:0> = 1, dc_fhit = 0, dc_bad_parity = 0 5577997Ssaidi@eecs.umich.edu#define mcsr_v_big_endian 0 5587997Ssaidi@eecs.umich.edu#define mcsr_v_sp0 1 5597997Ssaidi@eecs.umich.edu#define mcsr_v_sp1 2 5607997Ssaidi@eecs.umich.edu#define mcsr_v_mbox_sel 3 5617997Ssaidi@eecs.umich.edu#define mcsr_v_e_big_endian 4 5627997Ssaidi@eecs.umich.edu#define mcsr_v_dbg_packet_sel 5 5637997Ssaidi@eecs.umich.edu#define dc_mode_v_dc_ena 0 5647997Ssaidi@eecs.umich.edu#define dc_mode_v_dc_fhit 1 5657997Ssaidi@eecs.umich.edu#define dc_mode_v_dc_bad_parity 2 5667997Ssaidi@eecs.umich.edu#define dc_mode_v_dc_perr_dis 3 5677997Ssaidi@eecs.umich.edu#define dc_mode_v_dc_doa 4 5687997Ssaidi@eecs.umich.edu#define maf_mode_v_maf_nomerge 0 5697997Ssaidi@eecs.umich.edu#define maf_mode_v_wb_flush_always 1 5707997Ssaidi@eecs.umich.edu#define maf_mode_v_wb_nomerge 2 5717997Ssaidi@eecs.umich.edu#define maf_mode_v_io_nomerge 3 5727997Ssaidi@eecs.umich.edu#define maf_mode_v_wb_cnt_disable 4 5737997Ssaidi@eecs.umich.edu#define maf_mode_v_maf_arb_disable 5 5747997Ssaidi@eecs.umich.edu#define maf_mode_v_dread_pending 6 5757997Ssaidi@eecs.umich.edu#define maf_mode_v_wb_pending 7 5767997Ssaidi@eecs.umich.edu// mbox and dcache registers, continued. 5777997Ssaidi@eecs.umich.edu#define mm_stat_v_wr 0 5787997Ssaidi@eecs.umich.edu#define mm_stat_v_acv 1 5797997Ssaidi@eecs.umich.edu#define mm_stat_v_for 2 5807997Ssaidi@eecs.umich.edu#define mm_stat_v_fow 3 5817997Ssaidi@eecs.umich.edu#define mm_stat_v_dtb_miss 4 5827997Ssaidi@eecs.umich.edu#define mm_stat_v_bad_va 5 5837997Ssaidi@eecs.umich.edu#define mm_stat_s_ra 5 5847997Ssaidi@eecs.umich.edu#define mm_stat_v_ra 6 5857997Ssaidi@eecs.umich.edu#define mm_stat_s_opcode 6 5867997Ssaidi@eecs.umich.edu#define mm_stat_v_opcode 11 5877997Ssaidi@eecs.umich.edu#define mvptbr_s_vptb 31 5887997Ssaidi@eecs.umich.edu#define mvptbr_v_vptb 33 5897997Ssaidi@eecs.umich.edu#define va_form_s_va 30 5907997Ssaidi@eecs.umich.edu#define va_form_v_va 3 5917997Ssaidi@eecs.umich.edu#define va_form_s_vptb 31 5927997Ssaidi@eecs.umich.edu#define va_form_v_vptb 33 5937997Ssaidi@eecs.umich.edu#define va_form_nt_s_va 19 5947997Ssaidi@eecs.umich.edu#define va_form_nt_v_va 3 5957997Ssaidi@eecs.umich.edu//.endm 5967997Ssaidi@eecs.umich.edu 5977997Ssaidi@eecs.umich.edu#endif 598