regop.isa revision 5058
14519Sgblack@eecs.umich.edu// Copyright (c) 2007 The Hewlett-Packard Development Company 24519Sgblack@eecs.umich.edu// All rights reserved. 34519Sgblack@eecs.umich.edu// 44519Sgblack@eecs.umich.edu// Redistribution and use of this software in source and binary forms, 54519Sgblack@eecs.umich.edu// with or without modification, are permitted provided that the 64519Sgblack@eecs.umich.edu// following conditions are met: 74519Sgblack@eecs.umich.edu// 84519Sgblack@eecs.umich.edu// The software must be used only for Non-Commercial Use which means any 94519Sgblack@eecs.umich.edu// use which is NOT directed to receiving any direct monetary 104519Sgblack@eecs.umich.edu// compensation for, or commercial advantage from such use. Illustrative 114519Sgblack@eecs.umich.edu// examples of non-commercial use are academic research, personal study, 124519Sgblack@eecs.umich.edu// teaching, education and corporate research & development. 134519Sgblack@eecs.umich.edu// Illustrative examples of commercial use are distributing products for 144519Sgblack@eecs.umich.edu// commercial advantage and providing services using the software for 154519Sgblack@eecs.umich.edu// commercial advantage. 164519Sgblack@eecs.umich.edu// 174519Sgblack@eecs.umich.edu// If you wish to use this software or functionality therein that may be 184519Sgblack@eecs.umich.edu// covered by patents for commercial use, please contact: 194519Sgblack@eecs.umich.edu// Director of Intellectual Property Licensing 204519Sgblack@eecs.umich.edu// Office of Strategy and Technology 214519Sgblack@eecs.umich.edu// Hewlett-Packard Company 224519Sgblack@eecs.umich.edu// 1501 Page Mill Road 234519Sgblack@eecs.umich.edu// Palo Alto, California 94304 244519Sgblack@eecs.umich.edu// 254519Sgblack@eecs.umich.edu// Redistributions of source code must retain the above copyright notice, 264519Sgblack@eecs.umich.edu// this list of conditions and the following disclaimer. Redistributions 274519Sgblack@eecs.umich.edu// in binary form must reproduce the above copyright notice, this list of 284519Sgblack@eecs.umich.edu// conditions and the following disclaimer in the documentation and/or 294519Sgblack@eecs.umich.edu// other materials provided with the distribution. Neither the name of 304519Sgblack@eecs.umich.edu// the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its 314519Sgblack@eecs.umich.edu// contributors may be used to endorse or promote products derived from 324519Sgblack@eecs.umich.edu// this software without specific prior written permission. No right of 334519Sgblack@eecs.umich.edu// sublicense is granted herewith. Derivatives of the software and 344519Sgblack@eecs.umich.edu// output created using the software may be prepared, but only for 354519Sgblack@eecs.umich.edu// Non-Commercial Uses. Derivatives of the software may be shared with 364519Sgblack@eecs.umich.edu// others provided: (i) the others agree to abide by the list of 374519Sgblack@eecs.umich.edu// conditions herein which includes the Non-Commercial Use restrictions; 384519Sgblack@eecs.umich.edu// and (ii) such Derivatives of the software include the above copyright 394519Sgblack@eecs.umich.edu// notice to acknowledge the contribution from this software where 404519Sgblack@eecs.umich.edu// applicable, this list of conditions and the disclaimer below. 414519Sgblack@eecs.umich.edu// 424519Sgblack@eecs.umich.edu// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 434519Sgblack@eecs.umich.edu// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 444519Sgblack@eecs.umich.edu// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 454519Sgblack@eecs.umich.edu// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 464519Sgblack@eecs.umich.edu// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 474519Sgblack@eecs.umich.edu// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 484519Sgblack@eecs.umich.edu// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 494519Sgblack@eecs.umich.edu// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 504519Sgblack@eecs.umich.edu// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 514519Sgblack@eecs.umich.edu// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 524519Sgblack@eecs.umich.edu// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 534519Sgblack@eecs.umich.edu// 544519Sgblack@eecs.umich.edu// Authors: Gabe Black 554519Sgblack@eecs.umich.edu 564519Sgblack@eecs.umich.edu////////////////////////////////////////////////////////////////////////// 574519Sgblack@eecs.umich.edu// 584519Sgblack@eecs.umich.edu// RegOp Microop templates 594519Sgblack@eecs.umich.edu// 604519Sgblack@eecs.umich.edu////////////////////////////////////////////////////////////////////////// 614519Sgblack@eecs.umich.edu 624519Sgblack@eecs.umich.edudef template MicroRegOpExecute {{ 634519Sgblack@eecs.umich.edu Fault %(class_name)s::execute(%(CPU_exec_context)s *xc, 644519Sgblack@eecs.umich.edu Trace::InstRecord *traceData) const 654519Sgblack@eecs.umich.edu { 664519Sgblack@eecs.umich.edu Fault fault = NoFault; 674519Sgblack@eecs.umich.edu 684809Sgblack@eecs.umich.edu DPRINTF(X86, "The data size is %d\n", dataSize); 694519Sgblack@eecs.umich.edu %(op_decl)s; 704519Sgblack@eecs.umich.edu %(op_rd)s; 714688Sgblack@eecs.umich.edu 724688Sgblack@eecs.umich.edu if(%(cond_check)s) 734688Sgblack@eecs.umich.edu { 744688Sgblack@eecs.umich.edu %(code)s; 754688Sgblack@eecs.umich.edu %(flag_code)s; 764688Sgblack@eecs.umich.edu } 774708Sgblack@eecs.umich.edu else 784708Sgblack@eecs.umich.edu { 794708Sgblack@eecs.umich.edu %(else_code)s; 804708Sgblack@eecs.umich.edu } 814519Sgblack@eecs.umich.edu 824519Sgblack@eecs.umich.edu //Write the resulting state to the execution context 834519Sgblack@eecs.umich.edu if(fault == NoFault) 844519Sgblack@eecs.umich.edu { 854519Sgblack@eecs.umich.edu %(op_wb)s; 864519Sgblack@eecs.umich.edu } 874519Sgblack@eecs.umich.edu return fault; 884519Sgblack@eecs.umich.edu } 894519Sgblack@eecs.umich.edu}}; 904519Sgblack@eecs.umich.edu 914519Sgblack@eecs.umich.edudef template MicroRegOpImmExecute {{ 924951Sgblack@eecs.umich.edu Fault %(class_name)s::execute(%(CPU_exec_context)s *xc, 934519Sgblack@eecs.umich.edu Trace::InstRecord *traceData) const 944519Sgblack@eecs.umich.edu { 954519Sgblack@eecs.umich.edu Fault fault = NoFault; 964519Sgblack@eecs.umich.edu 974519Sgblack@eecs.umich.edu %(op_decl)s; 984519Sgblack@eecs.umich.edu %(op_rd)s; 994688Sgblack@eecs.umich.edu 1004688Sgblack@eecs.umich.edu if(%(cond_check)s) 1014688Sgblack@eecs.umich.edu { 1024688Sgblack@eecs.umich.edu %(code)s; 1034688Sgblack@eecs.umich.edu %(flag_code)s; 1044688Sgblack@eecs.umich.edu } 1054708Sgblack@eecs.umich.edu else 1064708Sgblack@eecs.umich.edu { 1074708Sgblack@eecs.umich.edu %(else_code)s; 1084708Sgblack@eecs.umich.edu } 1094519Sgblack@eecs.umich.edu 1104519Sgblack@eecs.umich.edu //Write the resulting state to the execution context 1114519Sgblack@eecs.umich.edu if(fault == NoFault) 1124519Sgblack@eecs.umich.edu { 1134519Sgblack@eecs.umich.edu %(op_wb)s; 1144519Sgblack@eecs.umich.edu } 1154519Sgblack@eecs.umich.edu return fault; 1164519Sgblack@eecs.umich.edu } 1174519Sgblack@eecs.umich.edu}}; 1184519Sgblack@eecs.umich.edu 1194519Sgblack@eecs.umich.edudef template MicroRegOpDeclare {{ 1204519Sgblack@eecs.umich.edu class %(class_name)s : public %(base_class)s 1214519Sgblack@eecs.umich.edu { 1224519Sgblack@eecs.umich.edu protected: 1234519Sgblack@eecs.umich.edu void buildMe(); 1244519Sgblack@eecs.umich.edu 1254519Sgblack@eecs.umich.edu public: 1264519Sgblack@eecs.umich.edu %(class_name)s(ExtMachInst _machInst, 1274519Sgblack@eecs.umich.edu const char * instMnem, 1284519Sgblack@eecs.umich.edu bool isMicro, bool isDelayed, bool isFirst, bool isLast, 1294519Sgblack@eecs.umich.edu RegIndex _src1, RegIndex _src2, RegIndex _dest, 1304712Sgblack@eecs.umich.edu uint8_t _dataSize, uint16_t _ext); 1314519Sgblack@eecs.umich.edu 1324519Sgblack@eecs.umich.edu %(class_name)s(ExtMachInst _machInst, 1334519Sgblack@eecs.umich.edu const char * instMnem, 1344519Sgblack@eecs.umich.edu RegIndex _src1, RegIndex _src2, RegIndex _dest, 1354712Sgblack@eecs.umich.edu uint8_t _dataSize, uint16_t _ext); 1364519Sgblack@eecs.umich.edu 1374519Sgblack@eecs.umich.edu %(BasicExecDeclare)s 1384519Sgblack@eecs.umich.edu }; 1394519Sgblack@eecs.umich.edu}}; 1404519Sgblack@eecs.umich.edu 1414519Sgblack@eecs.umich.edudef template MicroRegOpImmDeclare {{ 1424519Sgblack@eecs.umich.edu 1434951Sgblack@eecs.umich.edu class %(class_name)s : public %(base_class)s 1444519Sgblack@eecs.umich.edu { 1454519Sgblack@eecs.umich.edu protected: 1464519Sgblack@eecs.umich.edu void buildMe(); 1474519Sgblack@eecs.umich.edu 1484519Sgblack@eecs.umich.edu public: 1494951Sgblack@eecs.umich.edu %(class_name)s(ExtMachInst _machInst, 1504519Sgblack@eecs.umich.edu const char * instMnem, 1514519Sgblack@eecs.umich.edu bool isMicro, bool isDelayed, bool isFirst, bool isLast, 1524951Sgblack@eecs.umich.edu RegIndex _src1, uint16_t _imm8, RegIndex _dest, 1534712Sgblack@eecs.umich.edu uint8_t _dataSize, uint16_t _ext); 1544519Sgblack@eecs.umich.edu 1554951Sgblack@eecs.umich.edu %(class_name)s(ExtMachInst _machInst, 1564519Sgblack@eecs.umich.edu const char * instMnem, 1574951Sgblack@eecs.umich.edu RegIndex _src1, uint16_t _imm8, RegIndex _dest, 1584712Sgblack@eecs.umich.edu uint8_t _dataSize, uint16_t _ext); 1594519Sgblack@eecs.umich.edu 1604519Sgblack@eecs.umich.edu %(BasicExecDeclare)s 1614519Sgblack@eecs.umich.edu }; 1624519Sgblack@eecs.umich.edu}}; 1634519Sgblack@eecs.umich.edu 1644519Sgblack@eecs.umich.edudef template MicroRegOpConstructor {{ 1654519Sgblack@eecs.umich.edu 1664519Sgblack@eecs.umich.edu inline void %(class_name)s::buildMe() 1674519Sgblack@eecs.umich.edu { 1684519Sgblack@eecs.umich.edu %(constructor)s; 1694519Sgblack@eecs.umich.edu } 1704519Sgblack@eecs.umich.edu 1714519Sgblack@eecs.umich.edu inline %(class_name)s::%(class_name)s( 1724519Sgblack@eecs.umich.edu ExtMachInst machInst, const char * instMnem, 1734519Sgblack@eecs.umich.edu RegIndex _src1, RegIndex _src2, RegIndex _dest, 1744712Sgblack@eecs.umich.edu uint8_t _dataSize, uint16_t _ext) : 1754519Sgblack@eecs.umich.edu %(base_class)s(machInst, "%(mnemonic)s", instMnem, 1764581Sgblack@eecs.umich.edu false, false, false, false, 1774688Sgblack@eecs.umich.edu _src1, _src2, _dest, _dataSize, _ext, 1784581Sgblack@eecs.umich.edu %(op_class)s) 1794519Sgblack@eecs.umich.edu { 1804519Sgblack@eecs.umich.edu buildMe(); 1814519Sgblack@eecs.umich.edu } 1824519Sgblack@eecs.umich.edu 1834519Sgblack@eecs.umich.edu inline %(class_name)s::%(class_name)s( 1844519Sgblack@eecs.umich.edu ExtMachInst machInst, const char * instMnem, 1854519Sgblack@eecs.umich.edu bool isMicro, bool isDelayed, bool isFirst, bool isLast, 1864519Sgblack@eecs.umich.edu RegIndex _src1, RegIndex _src2, RegIndex _dest, 1874712Sgblack@eecs.umich.edu uint8_t _dataSize, uint16_t _ext) : 1884519Sgblack@eecs.umich.edu %(base_class)s(machInst, "%(mnemonic)s", instMnem, 1894581Sgblack@eecs.umich.edu isMicro, isDelayed, isFirst, isLast, 1904688Sgblack@eecs.umich.edu _src1, _src2, _dest, _dataSize, _ext, 1914581Sgblack@eecs.umich.edu %(op_class)s) 1924519Sgblack@eecs.umich.edu { 1934519Sgblack@eecs.umich.edu buildMe(); 1944519Sgblack@eecs.umich.edu } 1954519Sgblack@eecs.umich.edu}}; 1964519Sgblack@eecs.umich.edu 1974519Sgblack@eecs.umich.edudef template MicroRegOpImmConstructor {{ 1984519Sgblack@eecs.umich.edu 1994951Sgblack@eecs.umich.edu inline void %(class_name)s::buildMe() 2004519Sgblack@eecs.umich.edu { 2014519Sgblack@eecs.umich.edu %(constructor)s; 2024519Sgblack@eecs.umich.edu } 2034519Sgblack@eecs.umich.edu 2044951Sgblack@eecs.umich.edu inline %(class_name)s::%(class_name)s( 2054519Sgblack@eecs.umich.edu ExtMachInst machInst, const char * instMnem, 2064951Sgblack@eecs.umich.edu RegIndex _src1, uint16_t _imm8, RegIndex _dest, 2074712Sgblack@eecs.umich.edu uint8_t _dataSize, uint16_t _ext) : 2084519Sgblack@eecs.umich.edu %(base_class)s(machInst, "%(mnemonic)s", instMnem, 2094581Sgblack@eecs.umich.edu false, false, false, false, 2104688Sgblack@eecs.umich.edu _src1, _imm8, _dest, _dataSize, _ext, 2114581Sgblack@eecs.umich.edu %(op_class)s) 2124519Sgblack@eecs.umich.edu { 2134519Sgblack@eecs.umich.edu buildMe(); 2144519Sgblack@eecs.umich.edu } 2154519Sgblack@eecs.umich.edu 2164951Sgblack@eecs.umich.edu inline %(class_name)s::%(class_name)s( 2174519Sgblack@eecs.umich.edu ExtMachInst machInst, const char * instMnem, 2184519Sgblack@eecs.umich.edu bool isMicro, bool isDelayed, bool isFirst, bool isLast, 2194951Sgblack@eecs.umich.edu RegIndex _src1, uint16_t _imm8, RegIndex _dest, 2204712Sgblack@eecs.umich.edu uint8_t _dataSize, uint16_t _ext) : 2214519Sgblack@eecs.umich.edu %(base_class)s(machInst, "%(mnemonic)s", instMnem, 2224581Sgblack@eecs.umich.edu isMicro, isDelayed, isFirst, isLast, 2234688Sgblack@eecs.umich.edu _src1, _imm8, _dest, _dataSize, _ext, 2244581Sgblack@eecs.umich.edu %(op_class)s) 2254519Sgblack@eecs.umich.edu { 2264519Sgblack@eecs.umich.edu buildMe(); 2274519Sgblack@eecs.umich.edu } 2284519Sgblack@eecs.umich.edu}}; 2294519Sgblack@eecs.umich.edu 2304519Sgblack@eecs.umich.edulet {{ 2315040Sgblack@eecs.umich.edu # Make these empty strings so that concatenating onto 2325040Sgblack@eecs.umich.edu # them will always work. 2335040Sgblack@eecs.umich.edu header_output = "" 2345040Sgblack@eecs.umich.edu decoder_output = "" 2355040Sgblack@eecs.umich.edu exec_output = "" 2365040Sgblack@eecs.umich.edu 2375040Sgblack@eecs.umich.edu immTemplates = ( 2385040Sgblack@eecs.umich.edu MicroRegOpImmDeclare, 2395040Sgblack@eecs.umich.edu MicroRegOpImmConstructor, 2405040Sgblack@eecs.umich.edu MicroRegOpImmExecute) 2415040Sgblack@eecs.umich.edu 2425040Sgblack@eecs.umich.edu regTemplates = ( 2435040Sgblack@eecs.umich.edu MicroRegOpDeclare, 2445040Sgblack@eecs.umich.edu MicroRegOpConstructor, 2455040Sgblack@eecs.umich.edu MicroRegOpExecute) 2465040Sgblack@eecs.umich.edu 2475040Sgblack@eecs.umich.edu class RegOpMeta(type): 2485040Sgblack@eecs.umich.edu def buildCppClasses(self, name, Name, suffix, \ 2495040Sgblack@eecs.umich.edu code, flag_code, cond_check, else_code): 2505040Sgblack@eecs.umich.edu 2515040Sgblack@eecs.umich.edu # Globals to stick the output in 2525040Sgblack@eecs.umich.edu global header_output 2535040Sgblack@eecs.umich.edu global decoder_output 2545040Sgblack@eecs.umich.edu global exec_output 2555040Sgblack@eecs.umich.edu 2565040Sgblack@eecs.umich.edu # Stick all the code together so it can be searched at once 2575040Sgblack@eecs.umich.edu allCode = "|".join((code, flag_code, cond_check, else_code)) 2585040Sgblack@eecs.umich.edu 2595040Sgblack@eecs.umich.edu # If op2 is used anywhere, make register and immediate versions 2605040Sgblack@eecs.umich.edu # of this code. 2615040Sgblack@eecs.umich.edu matcher = re.compile("op2(?P<typeQual>\\.\\w+)?") 2625040Sgblack@eecs.umich.edu if matcher.search(allCode): 2635040Sgblack@eecs.umich.edu self.buildCppClasses(name, Name, suffix, 2645040Sgblack@eecs.umich.edu matcher.sub("psrc2", code), 2655040Sgblack@eecs.umich.edu matcher.sub("psrc2", flag_code), 2665040Sgblack@eecs.umich.edu matcher.sub("psrc2", cond_check), 2675040Sgblack@eecs.umich.edu matcher.sub("psrc2", else_code)) 2685040Sgblack@eecs.umich.edu self.buildCppClasses(name + "i", Name, suffix + "Imm", 2695040Sgblack@eecs.umich.edu matcher.sub("imm8", code), 2705040Sgblack@eecs.umich.edu matcher.sub("imm8", flag_code), 2715040Sgblack@eecs.umich.edu matcher.sub("imm8", cond_check), 2725040Sgblack@eecs.umich.edu matcher.sub("imm8", else_code)) 2735040Sgblack@eecs.umich.edu return 2745040Sgblack@eecs.umich.edu 2755040Sgblack@eecs.umich.edu # If there's something optional to do with flags, generate 2765040Sgblack@eecs.umich.edu # a version without it and fix up this version to use it. 2775040Sgblack@eecs.umich.edu if flag_code is not "" or cond_check is not "true": 2785040Sgblack@eecs.umich.edu self.buildCppClasses(name, Name, suffix, 2795040Sgblack@eecs.umich.edu code, "", "true", else_code) 2805040Sgblack@eecs.umich.edu suffix = "Flags" + suffix 2815040Sgblack@eecs.umich.edu 2825040Sgblack@eecs.umich.edu # If psrc1 or psrc2 is used, we need to actually insert code to 2835040Sgblack@eecs.umich.edu # compute it. 2845040Sgblack@eecs.umich.edu matcher = re.compile("(?<!\w)psrc1(?!\w)") 2855040Sgblack@eecs.umich.edu if matcher.search(allCode): 2865040Sgblack@eecs.umich.edu code = "IntReg psrc1 = pick(SrcReg1, 0, dataSize);" + code 2875040Sgblack@eecs.umich.edu matcher = re.compile("(?<!\w)psrc2(?!\w)") 2885040Sgblack@eecs.umich.edu if matcher.search(allCode): 2895040Sgblack@eecs.umich.edu code = "IntReg psrc2 = pick(SrcReg2, 1, dataSize);" + code 2905040Sgblack@eecs.umich.edu 2915040Sgblack@eecs.umich.edu base = "X86ISA::RegOp" 2925040Sgblack@eecs.umich.edu 2935040Sgblack@eecs.umich.edu # If imm8 shows up in the code, use the immediate templates, if 2945040Sgblack@eecs.umich.edu # not, hopefully the register ones will be correct. 2955040Sgblack@eecs.umich.edu templates = regTemplates 2965040Sgblack@eecs.umich.edu matcher = re.compile("(?<!\w)imm8(?!\w)") 2975040Sgblack@eecs.umich.edu if matcher.search(allCode): 2985040Sgblack@eecs.umich.edu base += "Imm" 2995040Sgblack@eecs.umich.edu templates = immTemplates 3005040Sgblack@eecs.umich.edu 3015040Sgblack@eecs.umich.edu # Get everything ready for the substitution 3025040Sgblack@eecs.umich.edu iop = InstObjParams(name, Name + suffix, base, 3035040Sgblack@eecs.umich.edu {"code" : code, 3045040Sgblack@eecs.umich.edu "flag_code" : flag_code, 3055040Sgblack@eecs.umich.edu "cond_check" : cond_check, 3065040Sgblack@eecs.umich.edu "else_code" : else_code}) 3075040Sgblack@eecs.umich.edu 3085040Sgblack@eecs.umich.edu # Generate the actual code (finally!) 3095040Sgblack@eecs.umich.edu header_output += templates[0].subst(iop) 3105040Sgblack@eecs.umich.edu decoder_output += templates[1].subst(iop) 3115040Sgblack@eecs.umich.edu exec_output += templates[2].subst(iop) 3125040Sgblack@eecs.umich.edu 3135040Sgblack@eecs.umich.edu 3145040Sgblack@eecs.umich.edu def __new__(mcls, Name, bases, dict): 3154688Sgblack@eecs.umich.edu abstract = False 3165040Sgblack@eecs.umich.edu name = Name.lower() 3174688Sgblack@eecs.umich.edu if "abstract" in dict: 3184688Sgblack@eecs.umich.edu abstract = dict['abstract'] 3194688Sgblack@eecs.umich.edu del dict['abstract'] 3204688Sgblack@eecs.umich.edu 3215040Sgblack@eecs.umich.edu cls = super(RegOpMeta, mcls).__new__(mcls, Name, bases, dict) 3224688Sgblack@eecs.umich.edu if not abstract: 3235040Sgblack@eecs.umich.edu cls.className = Name 3245040Sgblack@eecs.umich.edu cls.base_mnemonic = name 3255040Sgblack@eecs.umich.edu code = cls.code 3265040Sgblack@eecs.umich.edu flag_code = cls.flag_code 3275040Sgblack@eecs.umich.edu cond_check = cls.cond_check 3285040Sgblack@eecs.umich.edu else_code = cls.else_code 3295040Sgblack@eecs.umich.edu 3305040Sgblack@eecs.umich.edu # Set up the C++ classes 3315040Sgblack@eecs.umich.edu mcls.buildCppClasses(cls, name, Name, "", 3325040Sgblack@eecs.umich.edu code, flag_code, cond_check, else_code) 3335040Sgblack@eecs.umich.edu 3345040Sgblack@eecs.umich.edu # Hook into the microassembler dict 3355040Sgblack@eecs.umich.edu global microopClasses 3365040Sgblack@eecs.umich.edu microopClasses[name] = cls 3375040Sgblack@eecs.umich.edu 3385040Sgblack@eecs.umich.edu allCode = "|".join((code, flag_code, cond_check, else_code)) 3395040Sgblack@eecs.umich.edu 3405040Sgblack@eecs.umich.edu # If op2 is used anywhere, make register and immediate versions 3415040Sgblack@eecs.umich.edu # of this code. 3425040Sgblack@eecs.umich.edu matcher = re.compile("op2(?P<typeQual>\\.\\w+)?") 3435040Sgblack@eecs.umich.edu if matcher.search(allCode): 3445040Sgblack@eecs.umich.edu microopClasses[name + 'i'] = cls 3454688Sgblack@eecs.umich.edu return cls 3464688Sgblack@eecs.umich.edu 3475040Sgblack@eecs.umich.edu 3485040Sgblack@eecs.umich.edu class RegOp(X86Microop): 3495040Sgblack@eecs.umich.edu __metaclass__ = RegOpMeta 3505040Sgblack@eecs.umich.edu # This class itself doesn't act as a microop 3514688Sgblack@eecs.umich.edu abstract = True 3524688Sgblack@eecs.umich.edu 3535040Sgblack@eecs.umich.edu # Default template parameter values 3545040Sgblack@eecs.umich.edu flag_code = "" 3555040Sgblack@eecs.umich.edu cond_check = "true" 3565040Sgblack@eecs.umich.edu else_code = ";" 3575040Sgblack@eecs.umich.edu 3585040Sgblack@eecs.umich.edu def __init__(self, dest, src1, op2, flags = None, dataSize = "env.dataSize"): 3594519Sgblack@eecs.umich.edu self.dest = dest 3604519Sgblack@eecs.umich.edu self.src1 = src1 3615040Sgblack@eecs.umich.edu self.op2 = op2 3624688Sgblack@eecs.umich.edu self.flags = flags 3634701Sgblack@eecs.umich.edu self.dataSize = dataSize 3644688Sgblack@eecs.umich.edu if flags is None: 3654688Sgblack@eecs.umich.edu self.ext = 0 3664688Sgblack@eecs.umich.edu else: 3674688Sgblack@eecs.umich.edu if not isinstance(flags, (list, tuple)): 3684688Sgblack@eecs.umich.edu raise Exception, "flags must be a list or tuple of flags" 3694688Sgblack@eecs.umich.edu self.ext = " | ".join(flags) 3704688Sgblack@eecs.umich.edu self.className += "Flags" 3714519Sgblack@eecs.umich.edu 3724519Sgblack@eecs.umich.edu def getAllocator(self, *microFlags): 3735040Sgblack@eecs.umich.edu className = self.className 3745040Sgblack@eecs.umich.edu if self.mnemonic == self.base_mnemonic + 'i': 3755040Sgblack@eecs.umich.edu className += "Imm" 3764560Sgblack@eecs.umich.edu allocator = '''new %(class_name)s(machInst, mnemonic 3775040Sgblack@eecs.umich.edu %(flags)s, %(src1)s, %(op2)s, %(dest)s, 3784688Sgblack@eecs.umich.edu %(dataSize)s, %(ext)s)''' % { 3795040Sgblack@eecs.umich.edu "class_name" : className, 3804519Sgblack@eecs.umich.edu "flags" : self.microFlagsText(microFlags), 3815040Sgblack@eecs.umich.edu "src1" : self.src1, "op2" : self.op2, 3824519Sgblack@eecs.umich.edu "dest" : self.dest, 3834519Sgblack@eecs.umich.edu "dataSize" : self.dataSize, 3844519Sgblack@eecs.umich.edu "ext" : self.ext} 3854539Sgblack@eecs.umich.edu return allocator 3864519Sgblack@eecs.umich.edu 3875040Sgblack@eecs.umich.edu class LogicRegOp(RegOp): 3884688Sgblack@eecs.umich.edu abstract = True 3895040Sgblack@eecs.umich.edu flag_code = ''' 3905040Sgblack@eecs.umich.edu //Don't have genFlags handle the OF or CF bits 3915040Sgblack@eecs.umich.edu uint64_t mask = CFBit | OFBit; 3925040Sgblack@eecs.umich.edu ccFlagBits = genFlags(ccFlagBits, ext & ~mask, DestReg, psrc1, op2); 3935040Sgblack@eecs.umich.edu //If a logic microop wants to set these, it wants to set them to 0. 3945040Sgblack@eecs.umich.edu ccFlagBits &= ~(CFBit & ext); 3955040Sgblack@eecs.umich.edu ccFlagBits &= ~(OFBit & ext); 3965040Sgblack@eecs.umich.edu ''' 3974519Sgblack@eecs.umich.edu 3985040Sgblack@eecs.umich.edu class FlagRegOp(RegOp): 3995040Sgblack@eecs.umich.edu abstract = True 4005040Sgblack@eecs.umich.edu flag_code = \ 4015040Sgblack@eecs.umich.edu "ccFlagBits = genFlags(ccFlagBits, ext, DestReg, psrc1, op2);" 4024519Sgblack@eecs.umich.edu 4035040Sgblack@eecs.umich.edu class SubRegOp(RegOp): 4045040Sgblack@eecs.umich.edu abstract = True 4055040Sgblack@eecs.umich.edu flag_code = \ 4065040Sgblack@eecs.umich.edu "ccFlagBits = genFlags(ccFlagBits, ext, DestReg, psrc1, ~op2, true);" 4074519Sgblack@eecs.umich.edu 4085040Sgblack@eecs.umich.edu class CondRegOp(RegOp): 4095040Sgblack@eecs.umich.edu abstract = True 4105040Sgblack@eecs.umich.edu cond_check = "checkCondition(ccFlagBits)" 4114519Sgblack@eecs.umich.edu 4125040Sgblack@eecs.umich.edu class Add(FlagRegOp): 4135040Sgblack@eecs.umich.edu code = 'DestReg = merge(DestReg, psrc1 + op2, dataSize);' 4144595Sgblack@eecs.umich.edu 4155040Sgblack@eecs.umich.edu class Or(LogicRegOp): 4165040Sgblack@eecs.umich.edu code = 'DestReg = merge(DestReg, psrc1 | op2, dataSize);' 4174595Sgblack@eecs.umich.edu 4185040Sgblack@eecs.umich.edu class Adc(FlagRegOp): 4195040Sgblack@eecs.umich.edu code = ''' 4204732Sgblack@eecs.umich.edu CCFlagBits flags = ccFlagBits; 4214823Sgblack@eecs.umich.edu DestReg = merge(DestReg, psrc1 + op2 + flags.CF, dataSize); 4225040Sgblack@eecs.umich.edu ''' 4235040Sgblack@eecs.umich.edu 4245040Sgblack@eecs.umich.edu class Sbb(SubRegOp): 4255040Sgblack@eecs.umich.edu code = ''' 4264732Sgblack@eecs.umich.edu CCFlagBits flags = ccFlagBits; 4274823Sgblack@eecs.umich.edu DestReg = merge(DestReg, psrc1 - op2 - flags.CF, dataSize); 4285040Sgblack@eecs.umich.edu ''' 4295040Sgblack@eecs.umich.edu 4305040Sgblack@eecs.umich.edu class And(LogicRegOp): 4315040Sgblack@eecs.umich.edu code = 'DestReg = merge(DestReg, psrc1 & op2, dataSize)' 4325040Sgblack@eecs.umich.edu 4335040Sgblack@eecs.umich.edu class Sub(SubRegOp): 4345040Sgblack@eecs.umich.edu code = 'DestReg = merge(DestReg, psrc1 - op2, dataSize)' 4355040Sgblack@eecs.umich.edu 4365040Sgblack@eecs.umich.edu class Xor(LogicRegOp): 4375040Sgblack@eecs.umich.edu code = 'DestReg = merge(DestReg, psrc1 ^ op2, dataSize)' 4385040Sgblack@eecs.umich.edu 4395040Sgblack@eecs.umich.edu class Mul1s(FlagRegOp): 4405040Sgblack@eecs.umich.edu code = ''' 4414809Sgblack@eecs.umich.edu int signPos = (dataSize * 8) / 2 - 1; 4424823Sgblack@eecs.umich.edu IntReg srcVal1 = psrc1 | (-bits(psrc1, signPos) << signPos); 4434823Sgblack@eecs.umich.edu IntReg srcVal2 = op2 | (-bits(psrc1, signPos) << signPos); 4444809Sgblack@eecs.umich.edu DestReg = merge(DestReg, srcVal1 * srcVal2, dataSize) 4455040Sgblack@eecs.umich.edu ''' 4465040Sgblack@eecs.umich.edu 4475040Sgblack@eecs.umich.edu class Mul1u(FlagRegOp): 4485040Sgblack@eecs.umich.edu code = ''' 4494809Sgblack@eecs.umich.edu int halfSize = (dataSize * 8) / 2; 4504823Sgblack@eecs.umich.edu IntReg srcVal1 = psrc1 & mask(halfSize); 4514809Sgblack@eecs.umich.edu IntReg srcVal2 = op2 & mask(halfSize); 4524809Sgblack@eecs.umich.edu DestReg = merge(DestReg, srcVal1 * srcVal2, dataSize) 4535040Sgblack@eecs.umich.edu ''' 4545040Sgblack@eecs.umich.edu 4555040Sgblack@eecs.umich.edu class Mulel(FlagRegOp): 4565042Sgblack@eecs.umich.edu code = 'DestReg = merge(DestReg, psrc1 * op2, dataSize);' 4575040Sgblack@eecs.umich.edu 4585040Sgblack@eecs.umich.edu class Muleh(FlagRegOp): 4595040Sgblack@eecs.umich.edu code = ''' 4604809Sgblack@eecs.umich.edu int halfSize = (dataSize * 8) / 2; 4614823Sgblack@eecs.umich.edu uint64_t psrc1_h = psrc1 >> halfSize; 4624823Sgblack@eecs.umich.edu uint64_t psrc1_l = psrc1 & mask(halfSize); 4634823Sgblack@eecs.umich.edu uint64_t psrc2_h = op2 >> halfSize; 4644823Sgblack@eecs.umich.edu uint64_t psrc2_l = op2 & mask(halfSize); 4654809Sgblack@eecs.umich.edu uint64_t result = 4664823Sgblack@eecs.umich.edu ((psrc1_l * psrc2_h) >> halfSize) + 4674823Sgblack@eecs.umich.edu ((psrc1_h * psrc2_l) >> halfSize) + 4684823Sgblack@eecs.umich.edu psrc1_h * psrc2_h; 4694809Sgblack@eecs.umich.edu DestReg = merge(DestReg, result, dataSize); 4705040Sgblack@eecs.umich.edu ''' 4715040Sgblack@eecs.umich.edu 4725040Sgblack@eecs.umich.edu class Div1(FlagRegOp): 4735040Sgblack@eecs.umich.edu code = ''' 4744823Sgblack@eecs.umich.edu int halfSize = (dataSize * 8) / 2; 4754823Sgblack@eecs.umich.edu IntReg quotient = (psrc1 / op2) & mask(halfSize); 4764823Sgblack@eecs.umich.edu IntReg remainder = (psrc1 % op2) & mask(halfSize); 4774823Sgblack@eecs.umich.edu IntReg result = quotient | (remainder << halfSize); 4784823Sgblack@eecs.umich.edu DestReg = merge(DestReg, result, dataSize); 4795040Sgblack@eecs.umich.edu ''' 4804823Sgblack@eecs.umich.edu 4815040Sgblack@eecs.umich.edu class Divq(FlagRegOp): 4825040Sgblack@eecs.umich.edu code = 'DestReg = merge(DestReg, psrc1 / op2, dataSize);' 4834732Sgblack@eecs.umich.edu 4845040Sgblack@eecs.umich.edu class Divr(FlagRegOp): 4855040Sgblack@eecs.umich.edu code = 'DestReg = merge(DestReg, psrc1 % op2, dataSize);' 4865040Sgblack@eecs.umich.edu 4875040Sgblack@eecs.umich.edu class Mov(CondRegOp): 4885040Sgblack@eecs.umich.edu code = 'DestReg = merge(SrcReg1, op2, dataSize)' 4895040Sgblack@eecs.umich.edu else_code = 'DestReg=DestReg;' 4905040Sgblack@eecs.umich.edu 4914732Sgblack@eecs.umich.edu # Shift instructions 4925040Sgblack@eecs.umich.edu 4935040Sgblack@eecs.umich.edu class Sll(FlagRegOp): 4945040Sgblack@eecs.umich.edu code = ''' 4954756Sgblack@eecs.umich.edu uint8_t shiftAmt = (op2 & ((dataSize == 8) ? mask(6) : mask(5))); 4964823Sgblack@eecs.umich.edu DestReg = merge(DestReg, psrc1 << shiftAmt, dataSize); 4975040Sgblack@eecs.umich.edu ''' 4985040Sgblack@eecs.umich.edu 4995040Sgblack@eecs.umich.edu class Srl(FlagRegOp): 5005040Sgblack@eecs.umich.edu code = ''' 5014756Sgblack@eecs.umich.edu uint8_t shiftAmt = (op2 & ((dataSize == 8) ? mask(6) : mask(5))); 5024732Sgblack@eecs.umich.edu // Because what happens to the bits shift -in- on a right shift 5034732Sgblack@eecs.umich.edu // is not defined in the C/C++ standard, we have to mask them out 5044732Sgblack@eecs.umich.edu // to be sure they're zero. 5054732Sgblack@eecs.umich.edu uint64_t logicalMask = mask(dataSize * 8 - shiftAmt); 5064823Sgblack@eecs.umich.edu DestReg = merge(DestReg, (psrc1 >> shiftAmt) & logicalMask, dataSize); 5075040Sgblack@eecs.umich.edu ''' 5085040Sgblack@eecs.umich.edu 5095040Sgblack@eecs.umich.edu class Sra(FlagRegOp): 5105040Sgblack@eecs.umich.edu code = ''' 5114756Sgblack@eecs.umich.edu uint8_t shiftAmt = (op2 & ((dataSize == 8) ? mask(6) : mask(5))); 5124732Sgblack@eecs.umich.edu // Because what happens to the bits shift -in- on a right shift 5134732Sgblack@eecs.umich.edu // is not defined in the C/C++ standard, we have to sign extend 5144732Sgblack@eecs.umich.edu // them manually to be sure. 5154732Sgblack@eecs.umich.edu uint64_t arithMask = 5165032Sgblack@eecs.umich.edu -bits(psrc1, dataSize * 8 - 1) << (dataSize * 8 - shiftAmt); 5174823Sgblack@eecs.umich.edu DestReg = merge(DestReg, (psrc1 >> shiftAmt) | arithMask, dataSize); 5185040Sgblack@eecs.umich.edu ''' 5195040Sgblack@eecs.umich.edu 5205040Sgblack@eecs.umich.edu class Ror(FlagRegOp): 5215040Sgblack@eecs.umich.edu code = ''' 5224732Sgblack@eecs.umich.edu uint8_t shiftAmt = 5234756Sgblack@eecs.umich.edu (op2 & ((dataSize == 8) ? mask(6) : mask(5))); 5244732Sgblack@eecs.umich.edu if(shiftAmt) 5254732Sgblack@eecs.umich.edu { 5264823Sgblack@eecs.umich.edu uint64_t top = psrc1 << (dataSize * 8 - shiftAmt); 5274823Sgblack@eecs.umich.edu uint64_t bottom = bits(psrc1, dataSize * 8, shiftAmt); 5284732Sgblack@eecs.umich.edu DestReg = merge(DestReg, top | bottom, dataSize); 5294732Sgblack@eecs.umich.edu } 5304732Sgblack@eecs.umich.edu else 5314732Sgblack@eecs.umich.edu DestReg = DestReg; 5325040Sgblack@eecs.umich.edu ''' 5335040Sgblack@eecs.umich.edu 5345040Sgblack@eecs.umich.edu class Rcr(FlagRegOp): 5355040Sgblack@eecs.umich.edu code = ''' 5364733Sgblack@eecs.umich.edu uint8_t shiftAmt = 5374756Sgblack@eecs.umich.edu (op2 & ((dataSize == 8) ? mask(6) : mask(5))); 5384733Sgblack@eecs.umich.edu if(shiftAmt) 5394733Sgblack@eecs.umich.edu { 5404733Sgblack@eecs.umich.edu CCFlagBits flags = ccFlagBits; 5414733Sgblack@eecs.umich.edu uint64_t top = flags.CF << (dataSize * 8 - shiftAmt); 5424733Sgblack@eecs.umich.edu if(shiftAmt > 1) 5434823Sgblack@eecs.umich.edu top |= psrc1 << (dataSize * 8 - shiftAmt - 1); 5444823Sgblack@eecs.umich.edu uint64_t bottom = bits(psrc1, dataSize * 8, shiftAmt); 5454733Sgblack@eecs.umich.edu DestReg = merge(DestReg, top | bottom, dataSize); 5464733Sgblack@eecs.umich.edu } 5474733Sgblack@eecs.umich.edu else 5484733Sgblack@eecs.umich.edu DestReg = DestReg; 5495040Sgblack@eecs.umich.edu ''' 5505040Sgblack@eecs.umich.edu 5515040Sgblack@eecs.umich.edu class Rol(FlagRegOp): 5525040Sgblack@eecs.umich.edu code = ''' 5534732Sgblack@eecs.umich.edu uint8_t shiftAmt = 5544756Sgblack@eecs.umich.edu (op2 & ((dataSize == 8) ? mask(6) : mask(5))); 5554732Sgblack@eecs.umich.edu if(shiftAmt) 5564732Sgblack@eecs.umich.edu { 5574823Sgblack@eecs.umich.edu uint64_t top = psrc1 << shiftAmt; 5584732Sgblack@eecs.umich.edu uint64_t bottom = 5594823Sgblack@eecs.umich.edu bits(psrc1, dataSize * 8 - 1, dataSize * 8 - shiftAmt); 5604732Sgblack@eecs.umich.edu DestReg = merge(DestReg, top | bottom, dataSize); 5614732Sgblack@eecs.umich.edu } 5624732Sgblack@eecs.umich.edu else 5634732Sgblack@eecs.umich.edu DestReg = DestReg; 5645040Sgblack@eecs.umich.edu ''' 5655040Sgblack@eecs.umich.edu 5665040Sgblack@eecs.umich.edu class Rcl(FlagRegOp): 5675040Sgblack@eecs.umich.edu code = ''' 5684733Sgblack@eecs.umich.edu uint8_t shiftAmt = 5694756Sgblack@eecs.umich.edu (op2 & ((dataSize == 8) ? mask(6) : mask(5))); 5704733Sgblack@eecs.umich.edu if(shiftAmt) 5714733Sgblack@eecs.umich.edu { 5724733Sgblack@eecs.umich.edu CCFlagBits flags = ccFlagBits; 5734823Sgblack@eecs.umich.edu uint64_t top = psrc1 << shiftAmt; 5744733Sgblack@eecs.umich.edu uint64_t bottom = flags.CF << (shiftAmt - 1); 5754733Sgblack@eecs.umich.edu if(shiftAmt > 1) 5764733Sgblack@eecs.umich.edu bottom |= 5774823Sgblack@eecs.umich.edu bits(psrc1, dataSize * 8 - 1, 5784809Sgblack@eecs.umich.edu dataSize * 8 - shiftAmt + 1); 5794733Sgblack@eecs.umich.edu DestReg = merge(DestReg, top | bottom, dataSize); 5804733Sgblack@eecs.umich.edu } 5814733Sgblack@eecs.umich.edu else 5824733Sgblack@eecs.umich.edu DestReg = DestReg; 5835040Sgblack@eecs.umich.edu ''' 5844732Sgblack@eecs.umich.edu 5855040Sgblack@eecs.umich.edu class WrRegOp(RegOp): 5865040Sgblack@eecs.umich.edu abstract = True 5875040Sgblack@eecs.umich.edu def __init__(self, src1, src2, flags=None, dataSize="env.dataSize"): 5885040Sgblack@eecs.umich.edu super(WrRegOp, self).__init__("NUM_INTREGS", src1, src2, flags, dataSize) 5894732Sgblack@eecs.umich.edu 5905040Sgblack@eecs.umich.edu class Wrip(WrRegOp, CondRegOp): 5915040Sgblack@eecs.umich.edu code = 'RIP = psrc1 + op2' 5925040Sgblack@eecs.umich.edu else_code="RIP = RIP;" 5935040Sgblack@eecs.umich.edu 5945040Sgblack@eecs.umich.edu class Br(WrRegOp, CondRegOp): 5955040Sgblack@eecs.umich.edu code = 'nuIP = psrc1 + op2;' 5965040Sgblack@eecs.umich.edu else_code='nuIP = nuIP;' 5975040Sgblack@eecs.umich.edu 5985040Sgblack@eecs.umich.edu class Wruflags(WrRegOp): 5995040Sgblack@eecs.umich.edu code = 'ccFlagBits = psrc1 ^ op2' 6005040Sgblack@eecs.umich.edu 6015040Sgblack@eecs.umich.edu class RdRegOp(RegOp): 6025040Sgblack@eecs.umich.edu abstract = True 6035040Sgblack@eecs.umich.edu def __init__(self, dest, src1 = "NUM_INTREGS", dataSize="env.dataSize"): 6045040Sgblack@eecs.umich.edu super(RdRegOp, self).__init__(dest, src1, "NUM_INTREGS", None, dataSize) 6055040Sgblack@eecs.umich.edu 6065040Sgblack@eecs.umich.edu class Rdip(RdRegOp): 6075040Sgblack@eecs.umich.edu code = 'DestReg = RIP' 6085040Sgblack@eecs.umich.edu 6095040Sgblack@eecs.umich.edu class Ruflags(RdRegOp): 6105040Sgblack@eecs.umich.edu code = 'DestReg = ccFlagBits' 6115040Sgblack@eecs.umich.edu 6125040Sgblack@eecs.umich.edu class Ruflag(RegOp): 6135040Sgblack@eecs.umich.edu code = ''' 6145011Sgblack@eecs.umich.edu int flag = bits(ccFlagBits, imm8 + 0*psrc1); 6154951Sgblack@eecs.umich.edu DestReg = merge(DestReg, flag, dataSize); 6165011Sgblack@eecs.umich.edu ccFlagBits = (flag == 0) ? (ccFlagBits | EZFBit) : 6175011Sgblack@eecs.umich.edu (ccFlagBits & ~EZFBit); 6185040Sgblack@eecs.umich.edu ''' 6195040Sgblack@eecs.umich.edu def __init__(self, dest, imm, flags=None, \ 6205040Sgblack@eecs.umich.edu dataSize="env.dataSize"): 6215040Sgblack@eecs.umich.edu super(Ruflag, self).__init__(dest, \ 6225040Sgblack@eecs.umich.edu "NUM_INTREGS", imm, flags, dataSize) 6234732Sgblack@eecs.umich.edu 6245040Sgblack@eecs.umich.edu class Sext(RegOp): 6255040Sgblack@eecs.umich.edu code = ''' 6264823Sgblack@eecs.umich.edu IntReg val = psrc1; 6274595Sgblack@eecs.umich.edu int sign_bit = bits(val, imm8-1, imm8-1); 6285007Sgblack@eecs.umich.edu uint64_t maskVal = mask(imm8); 6295007Sgblack@eecs.umich.edu val = sign_bit ? (val | ~maskVal) : (val & maskVal); 6305007Sgblack@eecs.umich.edu DestReg = merge(DestReg, val, dataSize); 6315040Sgblack@eecs.umich.edu ''' 6324714Sgblack@eecs.umich.edu 6335040Sgblack@eecs.umich.edu class Zext(RegOp): 6345040Sgblack@eecs.umich.edu code = 'DestReg = bits(psrc1, imm8-1, 0);' 6355046Sgblack@eecs.umich.edu 6365058Sgblack@eecs.umich.edu class Compfp(WrRegOp): 6375058Sgblack@eecs.umich.edu # This class sets the condition codes in rflags according to the 6385058Sgblack@eecs.umich.edu # rules for comparing floating point. 6395058Sgblack@eecs.umich.edu code = ''' 6405058Sgblack@eecs.umich.edu // ZF PF CF 6415058Sgblack@eecs.umich.edu // Unordered 1 1 1 6425058Sgblack@eecs.umich.edu // Greater than 0 0 0 6435058Sgblack@eecs.umich.edu // Less than 0 0 1 6445058Sgblack@eecs.umich.edu // Equal 1 0 0 6455058Sgblack@eecs.umich.edu // OF = SF = AF = 0 6465058Sgblack@eecs.umich.edu ccFlagBits = ccFlagBits & ~(OFBit | SFBit | AFBit | 6475058Sgblack@eecs.umich.edu ZFBit | PFBit | CFBit); 6485058Sgblack@eecs.umich.edu if (isnan(FpSrcReg1) || isnan(FpSrcReg2)) 6495058Sgblack@eecs.umich.edu ccFlagBits = ccFlagBits | (ZFBit | PFBit | CFBit); 6505058Sgblack@eecs.umich.edu else if(FpSrcReg1 < FpSrcReg2) 6515058Sgblack@eecs.umich.edu ccFlagBits = ccFlagBits | CFBit; 6525058Sgblack@eecs.umich.edu else if(FpSrcReg1 == FpSrcReg2) 6535058Sgblack@eecs.umich.edu ccFlagBits = ccFlagBits | ZFBit; 6545058Sgblack@eecs.umich.edu ''' 6555058Sgblack@eecs.umich.edu 6565058Sgblack@eecs.umich.edu class Xorfp(RegOp): 6575058Sgblack@eecs.umich.edu code = 'FpDestReg.uqw = FpSrcReg1.uqw ^ FpSrcReg2.uqw;' 6585058Sgblack@eecs.umich.edu 6595058Sgblack@eecs.umich.edu class Movfp(CondRegOp): 6605058Sgblack@eecs.umich.edu code = 'FpDestReg.uqw = FpSrcReg2.uqw;' 6615058Sgblack@eecs.umich.edu else_code = 'FpDestReg.uqw = FpDestReg.uqw;' 6625058Sgblack@eecs.umich.edu 6635046Sgblack@eecs.umich.edu # Conversion microops 6645046Sgblack@eecs.umich.edu class ConvOp(RegOp): 6655046Sgblack@eecs.umich.edu abstract = True 6665046Sgblack@eecs.umich.edu def __init__(self, dest, src1): 6675046Sgblack@eecs.umich.edu super(ConvOp, self).__init__(dest, src1, "NUM_INTREGS") 6685046Sgblack@eecs.umich.edu 6695046Sgblack@eecs.umich.edu #FIXME This needs to always use 32 bits unless REX.W is present 6705046Sgblack@eecs.umich.edu class cvtf_i2d(ConvOp): 6715046Sgblack@eecs.umich.edu code = 'FpDestReg = psrc1;' 6725046Sgblack@eecs.umich.edu 6735046Sgblack@eecs.umich.edu class cvtf_i2d_hi(ConvOp): 6745046Sgblack@eecs.umich.edu code = 'FpDestReg = bits(SrcReg1, 63, 32);' 6755046Sgblack@eecs.umich.edu 6765046Sgblack@eecs.umich.edu class cvtf_d2i(ConvOp): 6775046Sgblack@eecs.umich.edu code = ''' 6785046Sgblack@eecs.umich.edu int64_t intSrcReg1 = static_cast<int64_t>(FpSrcReg1); 6795046Sgblack@eecs.umich.edu DestReg = merge(DestReg, intSrcReg1, dataSize); 6805046Sgblack@eecs.umich.edu ''' 6815047Sgblack@eecs.umich.edu 6825047Sgblack@eecs.umich.edu # These need to consider size at some point. They'll always use doubles 6835047Sgblack@eecs.umich.edu # for the moment. 6845047Sgblack@eecs.umich.edu class addfp(RegOp): 6855047Sgblack@eecs.umich.edu code = 'FpDestReg = FpSrcReg1 + FpSrcReg2;' 6865047Sgblack@eecs.umich.edu 6875047Sgblack@eecs.umich.edu class mulfp(RegOp): 6885047Sgblack@eecs.umich.edu code = 'FpDestReg = FpSrcReg1 * FpSrcReg2;' 6895047Sgblack@eecs.umich.edu 6905047Sgblack@eecs.umich.edu class divfp(RegOp): 6915047Sgblack@eecs.umich.edu code = 'FpDestReg = FpSrcReg1 / FpSrcReg2;' 6925047Sgblack@eecs.umich.edu 6935047Sgblack@eecs.umich.edu class subfp(RegOp): 6945047Sgblack@eecs.umich.edu code = 'FpDestReg = FpSrcReg1 - FpSrcReg2;' 6954519Sgblack@eecs.umich.edu}}; 696