1// -*- mode:c++ -*-
2
3// Copyright (c) 2010 Advanced Micro Devices, Inc.
4// All rights reserved.
5//
6// The license below extends only to copyright in the software and shall
7// not be construed as granting a license to any other intellectual
8// property including but not limited to intellectual property relating
9// to a hardware implementation of the functionality of the software
10// licensed hereunder.  You may use the software subject to the license
11// terms below provided that you ensure that this notice is replicated
12// unmodified and in its entirety in all distributions of the software,
13// modified or unmodified, in source code or in binary form.
14//
15// Redistribution and use in source and binary forms, with or without
16// modification, are permitted provided that the following conditions are
17// met: redistributions of source code must retain the above copyright
18// notice, this list of conditions and the following disclaimer;
19// redistributions in binary form must reproduce the above copyright
20// notice, this list of conditions and the following disclaimer in the
21// documentation and/or other materials provided with the distribution;
22// neither the name of the copyright holders nor the names of its
23// contributors may be used to endorse or promote products derived from
24// this software without specific prior written permission.
25//
26// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
27// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
28// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
29// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
30// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
31// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
32// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
33// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
34// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
35// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
36// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
37//
38// Authors: Gabe Black
39
40////////////////////////////////////////////////////////////////////
41//
42// "Format" which describes an instruction whose only purpose is to
43// call a syscall in SE mode.
44//
45
46output header {{
47    class NopInst : public X86ISA::X86StaticInst
48    {
49      public:
50        static const RegIndex foldOBit = 0;
51        /// Constructor
52        NopInst(const char *_mnemonic, ExtMachInst _machInst,
53                OpClass __opClass) :
54            X86ISA::X86StaticInst(_mnemonic, _machInst, __opClass)
55        {
56        }
57
58        std::string generateDisassembly(Addr pc,
59                const SymbolTable *symtab) const;
60    };
61}};
62
63output decoder {{
64    std::string NopInst::generateDisassembly(Addr PC,
65            const SymbolTable *symtab) const
66    {
67        std::stringstream response;
68
69        printMnemonic(response, mnemonic);
70        return response.str();
71    }
72}};
73
74def template NopExecute {{
75    Fault %(class_name)s::execute(ExecContext *xc,
76            Trace::InstRecord *traceData) const
77    {
78        return NoFault;
79    }
80}};
81
82def format NopInst(*opt_flags) {{
83    iop = InstObjParams(name, Name, 'NopInst', "", opt_flags)
84    header_output = BasicDeclare.subst(iop)
85    decoder_output = BasicConstructor.subst(iop)
86    decode_block = BasicDecode.subst(iop)
87    exec_output = NopExecute.subst(iop)
88}};
89
90