ArmSystem.py revision 14128 
1# Copyright (c) 2009, 2012-2013, 2015-2019 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder.  You may use the software subject to the license
9# terms below provided that you ensure that this notice is replicated
10# unmodified and in its entirety in all distributions of the software,
11# modified or unmodified, in source code or in binary form.
12#
13# Redistribution and use in source and binary forms, with or without
14# modification, are permitted provided that the following conditions are
15# met: redistributions of source code must retain the above copyright
16# notice, this list of conditions and the following disclaimer;
17# redistributions in binary form must reproduce the above copyright
18# notice, this list of conditions and the following disclaimer in the
19# documentation and/or other materials provided with the distribution;
20# neither the name of the copyright holders nor the names of its
21# contributors may be used to endorse or promote products derived from
22# this software without specific prior written permission.
23#
24# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35#
36# Authors: Ali Saidi
37#          Glenn Bergmans
38
39from m5.params import *
40from m5.options import *
41from m5.SimObject import *
42from m5.util.fdthelper import *
43
44from m5.objects.System import System
45from m5.objects.ArmSemihosting import ArmSemihosting
46
47class ArmMachineType(Enum):
48    map = {
49        'RealViewPBX' : 1901,
50        'VExpress_EMM' : 2272,
51        'VExpress_EMM64' : 2272,
52        'DTOnly' : -1,
53    }
54
55class SveVectorLength(UInt8): min = 1; max = 16
56
57class ArmSystem(System):
58    type = 'ArmSystem'
59    cxx_header = "arch/arm/system.hh"
60    multi_proc = Param.Bool(True, "Multiprocessor system?")
61    boot_loader = VectorParam.String([],
62        "File that contains the boot loader code. Zero or more files may be "
63        "specified. The first boot loader that matches the kernel's "
64        "architecture will be used.")
65    gic_cpu_addr = Param.Addr(0, "Addres of the GIC CPU interface")
66    flags_addr = Param.Addr(0, "Address of the flags register for MP booting")
67    have_security = Param.Bool(False,
68        "True if Security Extensions are implemented")
69    have_virtualization = Param.Bool(False,
70        "True if Virtualization Extensions are implemented")
71    have_crypto = Param.Bool(False,
72        "True if Crypto Extensions is implemented")
73    have_lpae = Param.Bool(True, "True if LPAE is implemented")
74    reset_addr = Param.Addr(0x0,
75        "Reset address (ARMv8)")
76    auto_reset_addr = Param.Bool(False,
77        "Determine reset address from kernel entry point if no boot loader")
78    highest_el_is_64 = Param.Bool(False,
79        "True if the register width of the highest implemented exception level "
80        "is 64 bits (ARMv8)")
81    phys_addr_range_64 = Param.UInt8(40,
82        "Supported physical address range in bits when using AArch64 (ARMv8)")
83    have_large_asid_64 = Param.Bool(False,
84        "True if ASID is 16 bits in AArch64 (ARMv8)")
85    have_sve = Param.Bool(True,
86        "True if SVE is implemented (ARMv8)")
87    sve_vl = Param.SveVectorLength(1,
88        "SVE vector length in quadwords (128-bit)")
89    have_pan = Param.Bool(True,
90        "True if Priviledge Access Never is implemented (ARMv8.1)")
91
92    semihosting = Param.ArmSemihosting(NULL,
93        "Enable support for the Arm semihosting by settings this parameter")
94
95    m5ops_base = Param.Addr(0,
96        "Base of the 64KiB PA range used for memory-mapped m5ops. Set to 0 "
97        "to disable.")
98
99    def generateDeviceTree(self, state):
100        # Generate a device tree root node for the system by creating the root
101        # node and adding the generated subnodes of all children.
102        # When a child needs to add multiple nodes, this is done by also
103        # creating a node called '/' which will then be merged with the
104        # root instead of appended.
105
106        def generateMemNode(mem_range):
107            node = FdtNode("memory@%x" % long(mem_range.start))
108            node.append(FdtPropertyStrings("device_type", ["memory"]))
109            node.append(FdtPropertyWords("reg",
110                state.addrCells(mem_range.start) +
111                state.sizeCells(mem_range.size()) ))
112            return node
113
114        root = FdtNode('/')
115        root.append(state.addrCellsProperty())
116        root.append(state.sizeCellsProperty())
117
118        # Add memory nodes
119        for mem_range in self.mem_ranges:
120            root.append(generateMemNode(mem_range))
121
122        for node in self.recurseDeviceTree(state):
123            # Merge root nodes instead of adding them (for children
124            # that need to add multiple root level nodes)
125            if node.get_name() == root.get_name():
126                root.merge(node)
127            else:
128                root.append(node)
129
130        return root
131
132class GenericArmSystem(ArmSystem):
133    type = 'GenericArmSystem'
134    cxx_header = "arch/arm/system.hh"
135    machine_type = Param.ArmMachineType('DTOnly',
136        "Machine id from http://www.arm.linux.org.uk/developer/machines/")
137    atags_addr = Param.Addr("Address where default atags structure should " \
138                                "be written")
139    dtb_filename = Param.String("",
140        "File that contains the Device Tree Blob. Don't use DTB if empty.")
141    early_kernel_symbols = Param.Bool(False,
142        "enable early kernel symbol tables before MMU")
143    enable_context_switch_stats_dump = Param.Bool(False, "enable stats/task info dumping at context switch boundaries")
144
145    panic_on_panic = Param.Bool(False, "Trigger a gem5 panic if the " \
146                                    "guest kernel panics")
147    panic_on_oops = Param.Bool(False, "Trigger a gem5 panic if the " \
148                                   "guest kernel oopses")
149
150    def generateDtb(self, outdir, filename):
151        """
152        Autogenerate DTB. Arguments are the folder where the DTB
153        will be stored, and the name of the DTB file.
154        """
155        state = FdtState(addr_cells=2, size_cells=2, cpu_cells=1)
156        rootNode = self.generateDeviceTree(state)
157
158        fdt = Fdt()
159        fdt.add_rootnode(rootNode)
160        dtb_filename = os.path.join(outdir, filename)
161        self.dtb_filename = fdt.writeDtbFile(dtb_filename)
162
163class LinuxArmSystem(GenericArmSystem):
164    type = 'LinuxArmSystem'
165    cxx_header = "arch/arm/linux/system.hh"
166
167    @cxxMethod
168    def dumpDmesg(self):
169        """Dump dmesg from the simulated kernel to standard out"""
170        pass
171
172    # Have Linux systems for ARM auto-calc their load_addr_mask for proper
173    # kernel relocation.
174    load_addr_mask = 0x0
175
176class FreebsdArmSystem(GenericArmSystem):
177    type = 'FreebsdArmSystem'
178    cxx_header = "arch/arm/freebsd/system.hh"
179