FSConfig.py revision 3025
12934Sktlim@umich.edu# Copyright (c) 2006 The Regents of The University of Michigan
22934Sktlim@umich.edu# All rights reserved.
32934Sktlim@umich.edu#
42934Sktlim@umich.edu# Redistribution and use in source and binary forms, with or without
52934Sktlim@umich.edu# modification, are permitted provided that the following conditions are
62934Sktlim@umich.edu# met: redistributions of source code must retain the above copyright
72934Sktlim@umich.edu# notice, this list of conditions and the following disclaimer;
82934Sktlim@umich.edu# redistributions in binary form must reproduce the above copyright
92934Sktlim@umich.edu# notice, this list of conditions and the following disclaimer in the
102934Sktlim@umich.edu# documentation and/or other materials provided with the distribution;
112934Sktlim@umich.edu# neither the name of the copyright holders nor the names of its
122934Sktlim@umich.edu# contributors may be used to endorse or promote products derived from
132934Sktlim@umich.edu# this software without specific prior written permission.
142934Sktlim@umich.edu#
152934Sktlim@umich.edu# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
162934Sktlim@umich.edu# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
172934Sktlim@umich.edu# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
182934Sktlim@umich.edu# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
192934Sktlim@umich.edu# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
202934Sktlim@umich.edu# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
212934Sktlim@umich.edu# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
222934Sktlim@umich.edu# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
232934Sktlim@umich.edu# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
242934Sktlim@umich.edu# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
252934Sktlim@umich.edu# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
262934Sktlim@umich.edu#
272934Sktlim@umich.edu# Authors: Kevin Lim
282934Sktlim@umich.edu
292934Sktlim@umich.eduimport m5
302969Sktlim@umich.edufrom m5 import makeList
312934Sktlim@umich.edufrom m5.objects import *
322995Ssaidi@eecs.umich.edufrom Benchmarks import *
332934Sktlim@umich.edufrom FullO3Config import *
342934Sktlim@umich.edu
352934Sktlim@umich.educlass CowIdeDisk(IdeDisk):
362934Sktlim@umich.edu    image = CowDiskImage(child=RawDiskImage(read_only=True),
372934Sktlim@umich.edu                         read_only=False)
382934Sktlim@umich.edu
392934Sktlim@umich.edu    def childImage(self, ci):
402934Sktlim@umich.edu        self.image.child.image_file = ci
412934Sktlim@umich.edu
422934Sktlim@umich.educlass BaseTsunami(Tsunami):
432934Sktlim@umich.edu    ethernet = NSGigE(configdata=NSGigEPciData(),
442934Sktlim@umich.edu                      pci_bus=0, pci_dev=1, pci_func=0)
452934Sktlim@umich.edu    etherint = NSGigEInt(device=Parent.ethernet)
462934Sktlim@umich.edu    ide = IdeController(disks=[Parent.disk0, Parent.disk2],
472934Sktlim@umich.edu                        pci_func=0, pci_dev=0, pci_bus=0)
482934Sktlim@umich.edu
493005Sstever@eecs.umich.edudef makeLinuxAlphaSystem(mem_mode, mdesc = None):
502934Sktlim@umich.edu    self = LinuxAlphaSystem()
513005Sstever@eecs.umich.edu    if not mdesc:
523005Sstever@eecs.umich.edu        # generic system
533005Sstever@eecs.umich.edu        mdesc = Machine()
542995Ssaidi@eecs.umich.edu    self.readfile = mdesc.script()
552934Sktlim@umich.edu    self.iobus = Bus(bus_id=0)
562934Sktlim@umich.edu    self.membus = Bus(bus_id=1)
572934Sktlim@umich.edu    self.bridge = Bridge()
582995Ssaidi@eecs.umich.edu    self.physmem = PhysicalMemory(range = AddrRange(mdesc.mem()))
592934Sktlim@umich.edu    self.bridge.side_a = self.iobus.port
602934Sktlim@umich.edu    self.bridge.side_b = self.membus.port
612934Sktlim@umich.edu    self.physmem.port = self.membus.port
622934Sktlim@umich.edu    self.disk0 = CowIdeDisk(driveID='master')
632934Sktlim@umich.edu    self.disk2 = CowIdeDisk(driveID='master')
642995Ssaidi@eecs.umich.edu    self.disk0.childImage(mdesc.disk())
652934Sktlim@umich.edu    self.disk2.childImage(disk('linux-bigswap2.img'))
662934Sktlim@umich.edu    self.tsunami = BaseTsunami()
672934Sktlim@umich.edu    self.tsunami.attachIO(self.iobus)
682934Sktlim@umich.edu    self.tsunami.ide.pio = self.iobus.port
692934Sktlim@umich.edu    self.tsunami.ide.dma = self.iobus.port
702934Sktlim@umich.edu    self.tsunami.ide.config = self.iobus.port
712934Sktlim@umich.edu    self.tsunami.ethernet.pio = self.iobus.port
722934Sktlim@umich.edu    self.tsunami.ethernet.dma = self.iobus.port
732934Sktlim@umich.edu    self.tsunami.ethernet.config = self.iobus.port
742995Ssaidi@eecs.umich.edu    self.simple_disk = SimpleDisk(disk=RawDiskImage(image_file = mdesc.disk(),
752934Sktlim@umich.edu                                               read_only = True))
762934Sktlim@umich.edu    self.intrctrl = IntrControl()
772953Sktlim@umich.edu    self.mem_mode = mem_mode
782934Sktlim@umich.edu    self.sim_console = SimConsole(listener=ConsoleListener(port=3456))
792934Sktlim@umich.edu    self.kernel = binary('vmlinux')
802934Sktlim@umich.edu    self.pal = binary('ts_osfpal')
812934Sktlim@umich.edu    self.console = binary('console')
822934Sktlim@umich.edu    self.boot_osflags = 'root=/dev/hda1 console=ttyS0'
832934Sktlim@umich.edu
842934Sktlim@umich.edu    return self
852934Sktlim@umich.edu
863025Ssaidi@eecs.umich.edudef makeDualRoot(testSystem, driveSystem, dumpfile):
872934Sktlim@umich.edu    self = Root()
882995Ssaidi@eecs.umich.edu    self.testsys = testSystem
892995Ssaidi@eecs.umich.edu    self.drivesys = driveSystem
903025Ssaidi@eecs.umich.edu    self.etherlink = EtherLink(int1 = Parent.testsys.tsunami.etherint[0],
913025Ssaidi@eecs.umich.edu                               int2 = Parent.drivesys.tsunami.etherint[0])
923025Ssaidi@eecs.umich.edu    if dumpfile:
933025Ssaidi@eecs.umich.edu        self.etherdump = EtherDump(file=dumpfile)
943025Ssaidi@eecs.umich.edu        self.etherlink.dump = Parent.etherdump
952934Sktlim@umich.edu
962934Sktlim@umich.edu    self.clock = '1THz'
972934Sktlim@umich.edu    return self
98