stats.txt revision 9924
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000024 # Number of seconds simulated 4sim_ticks 24404000 # Number of ticks simulated 5final_tick 24404000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 12749 # Simulator instruction rate (inst/s) 8host_op_rate 12749 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 24410850 # Simulator tick rate (ticks/s) 10host_mem_usage 229776 # Number of bytes of host memory used 11host_seconds 1.00 # Real time elapsed on the host 12sim_insts 12745 # Number of instructions simulated 13sim_ops 12745 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::cpu.inst 39936 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu.data 22400 # Number of bytes read from this memory 16system.physmem.bytes_read::total 62336 # Number of bytes read from this memory 17system.physmem.bytes_inst_read::cpu.inst 39936 # Number of instructions bytes read from this memory 18system.physmem.bytes_inst_read::total 39936 # Number of instructions bytes read from this memory 19system.physmem.num_reads::cpu.inst 624 # Number of read requests responded to by this memory 20system.physmem.num_reads::cpu.data 350 # Number of read requests responded to by this memory 21system.physmem.num_reads::total 974 # Number of read requests responded to by this memory 22system.physmem.bw_read::cpu.inst 1636453040 # Total read bandwidth from this memory (bytes/s) 23system.physmem.bw_read::cpu.data 917882314 # Total read bandwidth from this memory (bytes/s) 24system.physmem.bw_read::total 2554335355 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_inst_read::cpu.inst 1636453040 # Instruction read bandwidth from this memory (bytes/s) 26system.physmem.bw_inst_read::total 1636453040 # Instruction read bandwidth from this memory (bytes/s) 27system.physmem.bw_total::cpu.inst 1636453040 # Total bandwidth to/from this memory (bytes/s) 28system.physmem.bw_total::cpu.data 917882314 # Total bandwidth to/from this memory (bytes/s) 29system.physmem.bw_total::total 2554335355 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.readReqs 974 # Total number of read requests accepted by DRAM controller 31system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller 32system.physmem.readBursts 974 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts 33system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts 34system.physmem.bytesRead 62336 # Total number of bytes read from memory 35system.physmem.bytesWritten 0 # Total number of bytes written to memory 36system.physmem.bytesConsumedRd 62336 # bytesRead derated as per pkt->getSize() 37system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() 38system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q 39system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed 40system.physmem.perBankRdReqs::0 83 # Track reads on a per bank basis 41system.physmem.perBankRdReqs::1 153 # Track reads on a per bank basis 42system.physmem.perBankRdReqs::2 77 # Track reads on a per bank basis 43system.physmem.perBankRdReqs::3 59 # Track reads on a per bank basis 44system.physmem.perBankRdReqs::4 87 # Track reads on a per bank basis 45system.physmem.perBankRdReqs::5 49 # Track reads on a per bank basis 46system.physmem.perBankRdReqs::6 32 # Track reads on a per bank basis 47system.physmem.perBankRdReqs::7 49 # Track reads on a per bank basis 48system.physmem.perBankRdReqs::8 41 # Track reads on a per bank basis 49system.physmem.perBankRdReqs::9 39 # Track reads on a per bank basis 50system.physmem.perBankRdReqs::10 30 # Track reads on a per bank basis 51system.physmem.perBankRdReqs::11 33 # Track reads on a per bank basis 52system.physmem.perBankRdReqs::12 15 # Track reads on a per bank basis 53system.physmem.perBankRdReqs::13 121 # Track reads on a per bank basis 54system.physmem.perBankRdReqs::14 70 # Track reads on a per bank basis 55system.physmem.perBankRdReqs::15 36 # Track reads on a per bank basis 56system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis 57system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis 58system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis 59system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis 60system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis 61system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis 62system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis 63system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis 64system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis 65system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis 66system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis 67system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis 68system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis 69system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis 70system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis 71system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis 72system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 73system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry 74system.physmem.totGap 24245500 # Total gap between requests 75system.physmem.readPktSize::0 0 # Categorize read packet sizes 76system.physmem.readPktSize::1 0 # Categorize read packet sizes 77system.physmem.readPktSize::2 0 # Categorize read packet sizes 78system.physmem.readPktSize::3 0 # Categorize read packet sizes 79system.physmem.readPktSize::4 0 # Categorize read packet sizes 80system.physmem.readPktSize::5 0 # Categorize read packet sizes 81system.physmem.readPktSize::6 974 # Categorize read packet sizes 82system.physmem.writePktSize::0 0 # Categorize write packet sizes 83system.physmem.writePktSize::1 0 # Categorize write packet sizes 84system.physmem.writePktSize::2 0 # Categorize write packet sizes 85system.physmem.writePktSize::3 0 # Categorize write packet sizes 86system.physmem.writePktSize::4 0 # Categorize write packet sizes 87system.physmem.writePktSize::5 0 # Categorize write packet sizes 88system.physmem.writePktSize::6 0 # Categorize write packet sizes 89system.physmem.rdQLenPdf::0 342 # What read queue length does an incoming req see 90system.physmem.rdQLenPdf::1 347 # What read queue length does an incoming req see 91system.physmem.rdQLenPdf::2 181 # What read queue length does an incoming req see 92system.physmem.rdQLenPdf::3 79 # What read queue length does an incoming req see 93system.physmem.rdQLenPdf::4 19 # What read queue length does an incoming req see 94system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see 95system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see 96system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 97system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 98system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 99system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 100system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 121system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 122system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 123system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 124system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 125system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 126system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 127system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 128system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 129system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 130system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 131system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 132system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 153system.physmem.bytesPerActivate::samples 189 # Bytes accessed per row activation 154system.physmem.bytesPerActivate::mean 295.957672 # Bytes accessed per row activation 155system.physmem.bytesPerActivate::gmean 156.277128 # Bytes accessed per row activation 156system.physmem.bytesPerActivate::stdev 472.297416 # Bytes accessed per row activation 157system.physmem.bytesPerActivate::64 80 42.33% 42.33% # Bytes accessed per row activation 158system.physmem.bytesPerActivate::128 30 15.87% 58.20% # Bytes accessed per row activation 159system.physmem.bytesPerActivate::192 19 10.05% 68.25% # Bytes accessed per row activation 160system.physmem.bytesPerActivate::256 20 10.58% 78.84% # Bytes accessed per row activation 161system.physmem.bytesPerActivate::320 3 1.59% 80.42% # Bytes accessed per row activation 162system.physmem.bytesPerActivate::384 5 2.65% 83.07% # Bytes accessed per row activation 163system.physmem.bytesPerActivate::448 4 2.12% 85.19% # Bytes accessed per row activation 164system.physmem.bytesPerActivate::512 3 1.59% 86.77% # Bytes accessed per row activation 165system.physmem.bytesPerActivate::576 1 0.53% 87.30% # Bytes accessed per row activation 166system.physmem.bytesPerActivate::640 6 3.17% 90.48% # Bytes accessed per row activation 167system.physmem.bytesPerActivate::704 1 0.53% 91.01% # Bytes accessed per row activation 168system.physmem.bytesPerActivate::768 1 0.53% 91.53% # Bytes accessed per row activation 169system.physmem.bytesPerActivate::896 1 0.53% 92.06% # Bytes accessed per row activation 170system.physmem.bytesPerActivate::960 2 1.06% 93.12% # Bytes accessed per row activation 171system.physmem.bytesPerActivate::1024 1 0.53% 93.65% # Bytes accessed per row activation 172system.physmem.bytesPerActivate::1088 2 1.06% 94.71% # Bytes accessed per row activation 173system.physmem.bytesPerActivate::1280 1 0.53% 95.24% # Bytes accessed per row activation 174system.physmem.bytesPerActivate::1408 1 0.53% 95.77% # Bytes accessed per row activation 175system.physmem.bytesPerActivate::1664 1 0.53% 96.30% # Bytes accessed per row activation 176system.physmem.bytesPerActivate::1792 1 0.53% 96.83% # Bytes accessed per row activation 177system.physmem.bytesPerActivate::1856 2 1.06% 97.88% # Bytes accessed per row activation 178system.physmem.bytesPerActivate::2112 1 0.53% 98.41% # Bytes accessed per row activation 179system.physmem.bytesPerActivate::2432 1 0.53% 98.94% # Bytes accessed per row activation 180system.physmem.bytesPerActivate::2816 1 0.53% 99.47% # Bytes accessed per row activation 181system.physmem.bytesPerActivate::2880 1 0.53% 100.00% # Bytes accessed per row activation 182system.physmem.bytesPerActivate::total 189 # Bytes accessed per row activation 183system.physmem.totQLat 8948500 # Total cycles spent in queuing delays 184system.physmem.totMemAccLat 30593500 # Sum of mem lat for all requests 185system.physmem.totBusLat 4870000 # Total cycles spent in databus access 186system.physmem.totBankLat 16775000 # Total cycles spent in bank access 187system.physmem.avgQLat 9187.37 # Average queueing delay per request 188system.physmem.avgBankLat 17222.79 # Average bank access latency per request 189system.physmem.avgBusLat 5000.00 # Average bus latency per request 190system.physmem.avgMemAccLat 31410.16 # Average memory access latency 191system.physmem.avgRdBW 2554.34 # Average achieved read bandwidth in MB/s 192system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s 193system.physmem.avgConsumedRdBW 2554.34 # Average consumed read bandwidth in MB/s 194system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s 195system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s 196system.physmem.busUtil 19.96 # Data bus utilization in percentage 197system.physmem.avgRdQLen 1.25 # Average read queue length over time 198system.physmem.avgWrQLen 0.00 # Average write queue length over time 199system.physmem.readRowHits 785 # Number of row buffer hits during reads 200system.physmem.writeRowHits 0 # Number of row buffer hits during writes 201system.physmem.readRowHitRate 80.60 # Row buffer hit rate for reads 202system.physmem.writeRowHitRate nan # Row buffer hit rate for writes 203system.physmem.avgGap 24892.71 # Average gap between requests 204system.membus.throughput 2554335355 # Throughput (bytes/s) 205system.membus.trans_dist::ReadReq 828 # Transaction distribution 206system.membus.trans_dist::ReadResp 828 # Transaction distribution 207system.membus.trans_dist::ReadExReq 146 # Transaction distribution 208system.membus.trans_dist::ReadExResp 146 # Transaction distribution 209system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1948 # Packet count per connected master and slave (bytes) 210system.membus.pkt_count::total 1948 # Packet count per connected master and slave (bytes) 211system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 62336 # Cumulative packet size per connected master and slave (bytes) 212system.membus.tot_pkt_size::total 62336 # Cumulative packet size per connected master and slave (bytes) 213system.membus.data_through_bus 62336 # Total data (bytes) 214system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 215system.membus.reqLayer0.occupancy 1227000 # Layer occupancy (ticks) 216system.membus.reqLayer0.utilization 5.0 # Layer utilization (%) 217system.membus.respLayer1.occupancy 9049000 # Layer occupancy (ticks) 218system.membus.respLayer1.utilization 37.1 # Layer utilization (%) 219system.cpu.branchPred.lookups 6717 # Number of BP lookups 220system.cpu.branchPred.condPredicted 3814 # Number of conditional branches predicted 221system.cpu.branchPred.condIncorrect 1469 # Number of conditional branches incorrect 222system.cpu.branchPred.BTBLookups 4787 # Number of BTB lookups 223system.cpu.branchPred.BTBHits 874 # Number of BTB hits 224system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 225system.cpu.branchPred.BTBHitPct 18.257781 # BTB Hit Percentage 226system.cpu.branchPred.usedRAS 896 # Number of times the RAS was used to get a target. 227system.cpu.branchPred.RASInCorrect 177 # Number of incorrect RAS predictions. 228system.cpu.dtb.fetch_hits 0 # ITB hits 229system.cpu.dtb.fetch_misses 0 # ITB misses 230system.cpu.dtb.fetch_acv 0 # ITB acv 231system.cpu.dtb.fetch_accesses 0 # ITB accesses 232system.cpu.dtb.read_hits 4630 # DTB read hits 233system.cpu.dtb.read_misses 109 # DTB read misses 234system.cpu.dtb.read_acv 0 # DTB read access violations 235system.cpu.dtb.read_accesses 4739 # DTB read accesses 236system.cpu.dtb.write_hits 2007 # DTB write hits 237system.cpu.dtb.write_misses 95 # DTB write misses 238system.cpu.dtb.write_acv 0 # DTB write access violations 239system.cpu.dtb.write_accesses 2102 # DTB write accesses 240system.cpu.dtb.data_hits 6637 # DTB hits 241system.cpu.dtb.data_misses 204 # DTB misses 242system.cpu.dtb.data_acv 0 # DTB access violations 243system.cpu.dtb.data_accesses 6841 # DTB accesses 244system.cpu.itb.fetch_hits 5430 # ITB hits 245system.cpu.itb.fetch_misses 55 # ITB misses 246system.cpu.itb.fetch_acv 0 # ITB acv 247system.cpu.itb.fetch_accesses 5485 # ITB accesses 248system.cpu.itb.read_hits 0 # DTB read hits 249system.cpu.itb.read_misses 0 # DTB read misses 250system.cpu.itb.read_acv 0 # DTB read access violations 251system.cpu.itb.read_accesses 0 # DTB read accesses 252system.cpu.itb.write_hits 0 # DTB write hits 253system.cpu.itb.write_misses 0 # DTB write misses 254system.cpu.itb.write_acv 0 # DTB write access violations 255system.cpu.itb.write_accesses 0 # DTB write accesses 256system.cpu.itb.data_hits 0 # DTB hits 257system.cpu.itb.data_misses 0 # DTB misses 258system.cpu.itb.data_acv 0 # DTB access violations 259system.cpu.itb.data_accesses 0 # DTB accesses 260system.cpu.workload0.num_syscalls 17 # Number of system calls 261system.cpu.workload1.num_syscalls 17 # Number of system calls 262system.cpu.numCycles 48809 # number of cpu cycles simulated 263system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 264system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 265system.cpu.fetch.icacheStallCycles 1620 # Number of cycles fetch is stalled on an Icache miss 266system.cpu.fetch.Insts 37306 # Number of instructions fetch has processed 267system.cpu.fetch.Branches 6717 # Number of branches that fetch encountered 268system.cpu.fetch.predictedBranches 1770 # Number of branches that fetch has predicted taken 269system.cpu.fetch.Cycles 6254 # Number of cycles fetch has run and was not squashing or blocked 270system.cpu.fetch.SquashCycles 1868 # Number of cycles fetch has spent squashing 271system.cpu.fetch.MiscStallCycles 368 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 272system.cpu.fetch.CacheLines 5430 # Number of cache lines fetched 273system.cpu.fetch.IcacheSquashes 908 # Number of outstanding Icache misses that were squashed 274system.cpu.fetch.rateDist::samples 28676 # Number of instructions fetched each cycle (Total) 275system.cpu.fetch.rateDist::mean 1.300949 # Number of instructions fetched each cycle (Total) 276system.cpu.fetch.rateDist::stdev 2.721933 # Number of instructions fetched each cycle (Total) 277system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 278system.cpu.fetch.rateDist::0 22422 78.19% 78.19% # Number of instructions fetched each cycle (Total) 279system.cpu.fetch.rateDist::1 547 1.91% 80.10% # Number of instructions fetched each cycle (Total) 280system.cpu.fetch.rateDist::2 376 1.31% 81.41% # Number of instructions fetched each cycle (Total) 281system.cpu.fetch.rateDist::3 432 1.51% 82.92% # Number of instructions fetched each cycle (Total) 282system.cpu.fetch.rateDist::4 434 1.51% 84.43% # Number of instructions fetched each cycle (Total) 283system.cpu.fetch.rateDist::5 433 1.51% 85.94% # Number of instructions fetched each cycle (Total) 284system.cpu.fetch.rateDist::6 459 1.60% 87.54% # Number of instructions fetched each cycle (Total) 285system.cpu.fetch.rateDist::7 528 1.84% 89.38% # Number of instructions fetched each cycle (Total) 286system.cpu.fetch.rateDist::8 3045 10.62% 100.00% # Number of instructions fetched each cycle (Total) 287system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 288system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 289system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 290system.cpu.fetch.rateDist::total 28676 # Number of instructions fetched each cycle (Total) 291system.cpu.fetch.branchRate 0.137618 # Number of branch fetches per cycle 292system.cpu.fetch.rate 0.764326 # Number of inst fetches per cycle 293system.cpu.decode.IdleCycles 39987 # Number of cycles decode is idle 294system.cpu.decode.BlockedCycles 8556 # Number of cycles decode is blocked 295system.cpu.decode.RunCycles 5391 # Number of cycles decode is running 296system.cpu.decode.UnblockCycles 467 # Number of cycles decode is unblocking 297system.cpu.decode.SquashCycles 2766 # Number of cycles decode is squashing 298system.cpu.decode.BranchResolved 575 # Number of times decode resolved a branch 299system.cpu.decode.BranchMispred 354 # Number of times decode detected a branch misprediction 300system.cpu.decode.DecodedInsts 32748 # Number of instructions handled by decode 301system.cpu.decode.SquashedInsts 724 # Number of squashed instructions handled by decode 302system.cpu.rename.SquashCycles 2766 # Number of cycles rename is squashing 303system.cpu.rename.IdleCycles 40726 # Number of cycles rename is idle 304system.cpu.rename.BlockCycles 5410 # Number of cycles rename is blocking 305system.cpu.rename.serializeStallCycles 972 # count of cycles rename stalled for serializing inst 306system.cpu.rename.RunCycles 5017 # Number of cycles rename is running 307system.cpu.rename.UnblockCycles 2276 # Number of cycles rename is unblocking 308system.cpu.rename.RenamedInsts 30111 # Number of instructions processed by rename 309system.cpu.rename.ROBFullEvents 60 # Number of times rename has blocked due to ROB full 310system.cpu.rename.LSQFullEvents 2293 # Number of times rename has blocked due to LSQ full 311system.cpu.rename.RenamedOperands 22579 # Number of destination operands rename has renamed 312system.cpu.rename.RenameLookups 37089 # Number of register rename lookups that rename has made 313system.cpu.rename.int_rename_lookups 37071 # Number of integer rename lookups 314system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups 315system.cpu.rename.CommittedMaps 9140 # Number of HB maps that are committed 316system.cpu.rename.UndoneMaps 13439 # Number of HB maps that are undone due to squashing 317system.cpu.rename.serializingInsts 57 # count of serializing insts renamed 318system.cpu.rename.tempSerializingInsts 41 # count of temporary serializing insts renamed 319system.cpu.rename.skidInsts 6273 # count of insts added to the skid buffer 320system.cpu.memDep0.insertedLoads 3023 # Number of loads inserted to the mem dependence unit. 321system.cpu.memDep0.insertedStores 1356 # Number of stores inserted to the mem dependence unit. 322system.cpu.memDep0.conflictingLoads 7 # Number of conflicting loads. 323system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. 324system.cpu.memDep1.insertedLoads 3003 # Number of loads inserted to the mem dependence unit. 325system.cpu.memDep1.insertedStores 1402 # Number of stores inserted to the mem dependence unit. 326system.cpu.memDep1.conflictingLoads 1 # Number of conflicting loads. 327system.cpu.memDep1.conflictingStores 0 # Number of conflicting stores. 328system.cpu.iq.iqInstsAdded 26482 # Number of instructions added to the IQ (excludes non-spec) 329system.cpu.iq.iqNonSpecInstsAdded 81 # Number of non-speculative instructions added to the IQ 330system.cpu.iq.iqInstsIssued 21796 # Number of instructions issued 331system.cpu.iq.iqSquashedInstsIssued 122 # Number of squashed instructions issued 332system.cpu.iq.iqSquashedInstsExamined 12686 # Number of squashed instructions iterated over during squash; mainly for profiling 333system.cpu.iq.iqSquashedOperandsExamined 8147 # Number of squashed operands that are examined and possibly removed from graph 334system.cpu.iq.iqSquashedNonSpecRemoved 47 # Number of squashed non-spec instructions that were removed 335system.cpu.iq.issued_per_cycle::samples 28676 # Number of insts issued each cycle 336system.cpu.iq.issued_per_cycle::mean 0.760078 # Number of insts issued each cycle 337system.cpu.iq.issued_per_cycle::stdev 1.341515 # Number of insts issued each cycle 338system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 339system.cpu.iq.issued_per_cycle::0 19237 67.08% 67.08% # Number of insts issued each cycle 340system.cpu.iq.issued_per_cycle::1 3397 11.85% 78.93% # Number of insts issued each cycle 341system.cpu.iq.issued_per_cycle::2 2648 9.23% 88.16% # Number of insts issued each cycle 342system.cpu.iq.issued_per_cycle::3 1591 5.55% 93.71% # Number of insts issued each cycle 343system.cpu.iq.issued_per_cycle::4 1050 3.66% 97.37% # Number of insts issued each cycle 344system.cpu.iq.issued_per_cycle::5 477 1.66% 99.04% # Number of insts issued each cycle 345system.cpu.iq.issued_per_cycle::6 210 0.73% 99.77% # Number of insts issued each cycle 346system.cpu.iq.issued_per_cycle::7 43 0.15% 99.92% # Number of insts issued each cycle 347system.cpu.iq.issued_per_cycle::8 23 0.08% 100.00% # Number of insts issued each cycle 348system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 349system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 350system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 351system.cpu.iq.issued_per_cycle::total 28676 # Number of insts issued each cycle 352system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 353system.cpu.iq.fu_full::IntAlu 7 4.00% 4.00% # attempts to use FU when none available 354system.cpu.iq.fu_full::IntMult 0 0.00% 4.00% # attempts to use FU when none available 355system.cpu.iq.fu_full::IntDiv 0 0.00% 4.00% # attempts to use FU when none available 356system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.00% # attempts to use FU when none available 357system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.00% # attempts to use FU when none available 358system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.00% # attempts to use FU when none available 359system.cpu.iq.fu_full::FloatMult 0 0.00% 4.00% # attempts to use FU when none available 360system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.00% # attempts to use FU when none available 361system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.00% # attempts to use FU when none available 362system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.00% # attempts to use FU when none available 363system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.00% # attempts to use FU when none available 364system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.00% # attempts to use FU when none available 365system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.00% # attempts to use FU when none available 366system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.00% # attempts to use FU when none available 367system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.00% # attempts to use FU when none available 368system.cpu.iq.fu_full::SimdMult 0 0.00% 4.00% # attempts to use FU when none available 369system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.00% # attempts to use FU when none available 370system.cpu.iq.fu_full::SimdShift 0 0.00% 4.00% # attempts to use FU when none available 371system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.00% # attempts to use FU when none available 372system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.00% # attempts to use FU when none available 373system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.00% # attempts to use FU when none available 374system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.00% # attempts to use FU when none available 375system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.00% # attempts to use FU when none available 376system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.00% # attempts to use FU when none available 377system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.00% # attempts to use FU when none available 378system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.00% # attempts to use FU when none available 379system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.00% # attempts to use FU when none available 380system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.00% # attempts to use FU when none available 381system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.00% # attempts to use FU when none available 382system.cpu.iq.fu_full::MemRead 102 58.29% 62.29% # attempts to use FU when none available 383system.cpu.iq.fu_full::MemWrite 66 37.71% 100.00% # attempts to use FU when none available 384system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 385system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 386system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued 387system.cpu.iq.FU_type_0::IntAlu 7221 65.66% 65.68% # Type of FU issued 388system.cpu.iq.FU_type_0::IntMult 1 0.01% 65.68% # Type of FU issued 389system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.68% # Type of FU issued 390system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 65.70% # Type of FU issued 391system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 65.70% # Type of FU issued 392system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 65.70% # Type of FU issued 393system.cpu.iq.FU_type_0::FloatMult 0 0.00% 65.70% # Type of FU issued 394system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 65.70% # Type of FU issued 395system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.70% # Type of FU issued 396system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.70% # Type of FU issued 397system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.70% # Type of FU issued 398system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.70% # Type of FU issued 399system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.70% # Type of FU issued 400system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.70% # Type of FU issued 401system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.70% # Type of FU issued 402system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.70% # Type of FU issued 403system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.70% # Type of FU issued 404system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.70% # Type of FU issued 405system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.70% # Type of FU issued 406system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.70% # Type of FU issued 407system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.70% # Type of FU issued 408system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.70% # Type of FU issued 409system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.70% # Type of FU issued 410system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.70% # Type of FU issued 411system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.70% # Type of FU issued 412system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.70% # Type of FU issued 413system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.70% # Type of FU issued 414system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.70% # Type of FU issued 415system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.70% # Type of FU issued 416system.cpu.iq.FU_type_0::MemRead 2635 23.96% 89.66% # Type of FU issued 417system.cpu.iq.FU_type_0::MemWrite 1137 10.34% 100.00% # Type of FU issued 418system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 419system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 420system.cpu.iq.FU_type_0::total 10998 # Type of FU issued 421system.cpu.iq.FU_type_1::No_OpClass 2 0.02% 0.02% # Type of FU issued 422system.cpu.iq.FU_type_1::IntAlu 7106 65.81% 65.83% # Type of FU issued 423system.cpu.iq.FU_type_1::IntMult 1 0.01% 65.84% # Type of FU issued 424system.cpu.iq.FU_type_1::IntDiv 0 0.00% 65.84% # Type of FU issued 425system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 65.85% # Type of FU issued 426system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 65.85% # Type of FU issued 427system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 65.85% # Type of FU issued 428system.cpu.iq.FU_type_1::FloatMult 0 0.00% 65.85% # Type of FU issued 429system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 65.85% # Type of FU issued 430system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 65.85% # Type of FU issued 431system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 65.85% # Type of FU issued 432system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 65.85% # Type of FU issued 433system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 65.85% # Type of FU issued 434system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 65.85% # Type of FU issued 435system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 65.85% # Type of FU issued 436system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 65.85% # Type of FU issued 437system.cpu.iq.FU_type_1::SimdMult 0 0.00% 65.85% # Type of FU issued 438system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 65.85% # Type of FU issued 439system.cpu.iq.FU_type_1::SimdShift 0 0.00% 65.85% # Type of FU issued 440system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 65.85% # Type of FU issued 441system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 65.85% # Type of FU issued 442system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 65.85% # Type of FU issued 443system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 65.85% # Type of FU issued 444system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 65.85% # Type of FU issued 445system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 65.85% # Type of FU issued 446system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 65.85% # Type of FU issued 447system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 65.85% # Type of FU issued 448system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 65.85% # Type of FU issued 449system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 65.85% # Type of FU issued 450system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 65.85% # Type of FU issued 451system.cpu.iq.FU_type_1::MemRead 2582 23.91% 89.77% # Type of FU issued 452system.cpu.iq.FU_type_1::MemWrite 1105 10.23% 100.00% # Type of FU issued 453system.cpu.iq.FU_type_1::IprAccess 0 0.00% 100.00% # Type of FU issued 454system.cpu.iq.FU_type_1::InstPrefetch 0 0.00% 100.00% # Type of FU issued 455system.cpu.iq.FU_type_1::total 10798 # Type of FU issued 456system.cpu.iq.FU_type::total 21796 0.00% 0.00% # Type of FU issued 457system.cpu.iq.rate 0.446557 # Inst issue rate 458system.cpu.iq.fu_busy_cnt::0 89 # FU busy when requested 459system.cpu.iq.fu_busy_cnt::1 86 # FU busy when requested 460system.cpu.iq.fu_busy_cnt::total 175 # FU busy when requested 461system.cpu.iq.fu_busy_rate::0 0.004083 # FU busy rate (busy events/executed inst) 462system.cpu.iq.fu_busy_rate::1 0.003946 # FU busy rate (busy events/executed inst) 463system.cpu.iq.fu_busy_rate::total 0.008029 # FU busy rate (busy events/executed inst) 464system.cpu.iq.int_inst_queue_reads 72523 # Number of integer instruction queue reads 465system.cpu.iq.int_inst_queue_writes 39256 # Number of integer instruction queue writes 466system.cpu.iq.int_inst_queue_wakeup_accesses 18760 # Number of integer instruction queue wakeup accesses 467system.cpu.iq.fp_inst_queue_reads 42 # Number of floating instruction queue reads 468system.cpu.iq.fp_inst_queue_writes 20 # Number of floating instruction queue writes 469system.cpu.iq.fp_inst_queue_wakeup_accesses 20 # Number of floating instruction queue wakeup accesses 470system.cpu.iq.int_alu_accesses 21945 # Number of integer alu accesses 471system.cpu.iq.fp_alu_accesses 22 # Number of floating point alu accesses 472system.cpu.iew.lsq.thread0.forwLoads 52 # Number of loads that had data forwarded from stores 473system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 474system.cpu.iew.lsq.thread0.squashedLoads 1840 # Number of loads squashed 475system.cpu.iew.lsq.thread0.ignoredResponses 1 # Number of memory responses ignored because the instruction is squashed 476system.cpu.iew.lsq.thread0.memOrderViolation 16 # Number of memory ordering violations 477system.cpu.iew.lsq.thread0.squashedStores 491 # Number of stores squashed 478system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 479system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 480system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled 481system.cpu.iew.lsq.thread0.cacheBlocked 395 # Number of times an access to memory failed due to the cache being blocked 482system.cpu.iew.lsq.thread1.forwLoads 48 # Number of loads that had data forwarded from stores 483system.cpu.iew.lsq.thread1.invAddrLoads 0 # Number of loads ignored due to an invalid address 484system.cpu.iew.lsq.thread1.squashedLoads 1820 # Number of loads squashed 485system.cpu.iew.lsq.thread1.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed 486system.cpu.iew.lsq.thread1.memOrderViolation 13 # Number of memory ordering violations 487system.cpu.iew.lsq.thread1.squashedStores 537 # Number of stores squashed 488system.cpu.iew.lsq.thread1.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 489system.cpu.iew.lsq.thread1.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 490system.cpu.iew.lsq.thread1.rescheduledLoads 1 # Number of loads that were rescheduled 491system.cpu.iew.lsq.thread1.cacheBlocked 395 # Number of times an access to memory failed due to the cache being blocked 492system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 493system.cpu.iew.iewSquashCycles 2766 # Number of cycles IEW is squashing 494system.cpu.iew.iewBlockCycles 2054 # Number of cycles IEW is blocking 495system.cpu.iew.iewUnblockCycles 41 # Number of cycles IEW is unblocking 496system.cpu.iew.iewDispatchedInsts 26762 # Number of instructions dispatched to IQ 497system.cpu.iew.iewDispSquashedInsts 628 # Number of squashed instructions skipped by dispatch 498system.cpu.iew.iewDispLoadInsts 6026 # Number of dispatched load instructions 499system.cpu.iew.iewDispStoreInsts 2758 # Number of dispatched store instructions 500system.cpu.iew.iewDispNonSpecInsts 81 # Number of dispatched non-speculative instructions 501system.cpu.iew.iewIQFullEvents 20 # Number of times the IQ has become full, causing a stall 502system.cpu.iew.iewLSQFullEvents 1 # Number of times the LSQ has become full, causing a stall 503system.cpu.iew.memOrderViolationEvents 29 # Number of memory order violations 504system.cpu.iew.predictedTakenIncorrect 225 # Number of branches that were predicted taken incorrectly 505system.cpu.iew.predictedNotTakenIncorrect 1067 # Number of branches that were predicted not taken incorrectly 506system.cpu.iew.branchMispredicts 1292 # Number of branch mispredicts detected at execute 507system.cpu.iew.iewExecutedInsts 20286 # Number of executed instructions 508system.cpu.iew.iewExecLoadInsts::0 2395 # Number of load instructions executed 509system.cpu.iew.iewExecLoadInsts::1 2362 # Number of load instructions executed 510system.cpu.iew.iewExecLoadInsts::total 4757 # Number of load instructions executed 511system.cpu.iew.iewExecSquashedInsts 1510 # Number of squashed instructions skipped in execute 512system.cpu.iew.exec_swp::0 0 # number of swp insts executed 513system.cpu.iew.exec_swp::1 0 # number of swp insts executed 514system.cpu.iew.exec_swp::total 0 # number of swp insts executed 515system.cpu.iew.exec_nop::0 112 # number of nop insts executed 516system.cpu.iew.exec_nop::1 87 # number of nop insts executed 517system.cpu.iew.exec_nop::total 199 # number of nop insts executed 518system.cpu.iew.exec_refs::0 3467 # number of memory reference insts executed 519system.cpu.iew.exec_refs::1 3404 # number of memory reference insts executed 520system.cpu.iew.exec_refs::total 6871 # number of memory reference insts executed 521system.cpu.iew.exec_branches::0 1580 # Number of branches executed 522system.cpu.iew.exec_branches::1 1582 # Number of branches executed 523system.cpu.iew.exec_branches::total 3162 # Number of branches executed 524system.cpu.iew.exec_stores::0 1072 # Number of stores executed 525system.cpu.iew.exec_stores::1 1042 # Number of stores executed 526system.cpu.iew.exec_stores::total 2114 # Number of stores executed 527system.cpu.iew.exec_rate 0.415620 # Inst execution rate 528system.cpu.iew.wb_sent::0 9597 # cumulative count of insts sent to commit 529system.cpu.iew.wb_sent::1 9491 # cumulative count of insts sent to commit 530system.cpu.iew.wb_sent::total 19088 # cumulative count of insts sent to commit 531system.cpu.iew.wb_count::0 9418 # cumulative count of insts written-back 532system.cpu.iew.wb_count::1 9362 # cumulative count of insts written-back 533system.cpu.iew.wb_count::total 18780 # cumulative count of insts written-back 534system.cpu.iew.wb_producers::0 4881 # num instructions producing a value 535system.cpu.iew.wb_producers::1 4800 # num instructions producing a value 536system.cpu.iew.wb_producers::total 9681 # num instructions producing a value 537system.cpu.iew.wb_consumers::0 6383 # num instructions consuming a value 538system.cpu.iew.wb_consumers::1 6247 # num instructions consuming a value 539system.cpu.iew.wb_consumers::total 12630 # num instructions consuming a value 540system.cpu.iew.wb_penalized::0 0 # number of instrctions required to write to 'other' IQ 541system.cpu.iew.wb_penalized::1 0 # number of instrctions required to write to 'other' IQ 542system.cpu.iew.wb_penalized::total 0 # number of instrctions required to write to 'other' IQ 543system.cpu.iew.wb_rate::0 0.192956 # insts written-back per cycle 544system.cpu.iew.wb_rate::1 0.191809 # insts written-back per cycle 545system.cpu.iew.wb_rate::total 0.384765 # insts written-back per cycle 546system.cpu.iew.wb_fanout::0 0.764687 # average fanout of values written-back 547system.cpu.iew.wb_fanout::1 0.768369 # average fanout of values written-back 548system.cpu.iew.wb_fanout::total 0.766508 # average fanout of values written-back 549system.cpu.iew.wb_penalized_rate::0 0 # fraction of instructions written-back that wrote to 'other' IQ 550system.cpu.iew.wb_penalized_rate::1 0 # fraction of instructions written-back that wrote to 'other' IQ 551system.cpu.iew.wb_penalized_rate::total 0 # fraction of instructions written-back that wrote to 'other' IQ 552system.cpu.commit.commitSquashedInsts 13991 # The number of squashed insts skipped by commit 553system.cpu.commit.commitNonSpecStalls 34 # The number of times commit has been forced to stall to communicate backwards 554system.cpu.commit.branchMispredicts 1133 # The number of times a branch was mispredicted 555system.cpu.commit.committed_per_cycle::samples 28610 # Number of insts commited each cycle 556system.cpu.commit.committed_per_cycle::mean 0.446662 # Number of insts commited each cycle 557system.cpu.commit.committed_per_cycle::stdev 1.213615 # Number of insts commited each cycle 558system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 559system.cpu.commit.committed_per_cycle::0 22891 80.01% 80.01% # Number of insts commited each cycle 560system.cpu.commit.committed_per_cycle::1 3017 10.55% 90.56% # Number of insts commited each cycle 561system.cpu.commit.committed_per_cycle::2 1097 3.83% 94.39% # Number of insts commited each cycle 562system.cpu.commit.committed_per_cycle::3 546 1.91% 96.30% # Number of insts commited each cycle 563system.cpu.commit.committed_per_cycle::4 330 1.15% 97.45% # Number of insts commited each cycle 564system.cpu.commit.committed_per_cycle::5 253 0.88% 98.34% # Number of insts commited each cycle 565system.cpu.commit.committed_per_cycle::6 201 0.70% 99.04% # Number of insts commited each cycle 566system.cpu.commit.committed_per_cycle::7 61 0.21% 99.25% # Number of insts commited each cycle 567system.cpu.commit.committed_per_cycle::8 214 0.75% 100.00% # Number of insts commited each cycle 568system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 569system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 570system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 571system.cpu.commit.committed_per_cycle::total 28610 # Number of insts commited each cycle 572system.cpu.commit.committedInsts::0 6390 # Number of instructions committed 573system.cpu.commit.committedInsts::1 6389 # Number of instructions committed 574system.cpu.commit.committedInsts::total 12779 # Number of instructions committed 575system.cpu.commit.committedOps::0 6390 # Number of ops (including micro ops) committed 576system.cpu.commit.committedOps::1 6389 # Number of ops (including micro ops) committed 577system.cpu.commit.committedOps::total 12779 # Number of ops (including micro ops) committed 578system.cpu.commit.swp_count::0 0 # Number of s/w prefetches committed 579system.cpu.commit.swp_count::1 0 # Number of s/w prefetches committed 580system.cpu.commit.swp_count::total 0 # Number of s/w prefetches committed 581system.cpu.commit.refs::0 2048 # Number of memory references committed 582system.cpu.commit.refs::1 2048 # Number of memory references committed 583system.cpu.commit.refs::total 4096 # Number of memory references committed 584system.cpu.commit.loads::0 1183 # Number of loads committed 585system.cpu.commit.loads::1 1183 # Number of loads committed 586system.cpu.commit.loads::total 2366 # Number of loads committed 587system.cpu.commit.membars::0 0 # Number of memory barriers committed 588system.cpu.commit.membars::1 0 # Number of memory barriers committed 589system.cpu.commit.membars::total 0 # Number of memory barriers committed 590system.cpu.commit.branches::0 1050 # Number of branches committed 591system.cpu.commit.branches::1 1050 # Number of branches committed 592system.cpu.commit.branches::total 2100 # Number of branches committed 593system.cpu.commit.fp_insts::0 10 # Number of committed floating point instructions. 594system.cpu.commit.fp_insts::1 10 # Number of committed floating point instructions. 595system.cpu.commit.fp_insts::total 20 # Number of committed floating point instructions. 596system.cpu.commit.int_insts::0 6307 # Number of committed integer instructions. 597system.cpu.commit.int_insts::1 6307 # Number of committed integer instructions. 598system.cpu.commit.int_insts::total 12614 # Number of committed integer instructions. 599system.cpu.commit.function_calls::0 127 # Number of function calls committed. 600system.cpu.commit.function_calls::1 127 # Number of function calls committed. 601system.cpu.commit.function_calls::total 254 # Number of function calls committed. 602system.cpu.commit.bw_lim_events 214 # number cycles where commit BW limit reached 603system.cpu.commit.bw_limited::0 0 # number of insts not committed due to BW limits 604system.cpu.commit.bw_limited::1 0 # number of insts not committed due to BW limits 605system.cpu.commit.bw_limited::total 0 # number of insts not committed due to BW limits 606system.cpu.rob.rob_reads 131690 # The number of ROB reads 607system.cpu.rob.rob_writes 56322 # The number of ROB writes 608system.cpu.timesIdled 365 # Number of times that the entire CPU went into an idle state and unscheduled itself 609system.cpu.idleCycles 20133 # Total number of cycles that the CPU has spent unscheduled due to idling 610system.cpu.committedInsts::0 6373 # Number of Instructions Simulated 611system.cpu.committedInsts::1 6372 # Number of Instructions Simulated 612system.cpu.committedOps::0 6373 # Number of Ops (including micro ops) Simulated 613system.cpu.committedOps::1 6372 # Number of Ops (including micro ops) Simulated 614system.cpu.committedInsts_total 12745 # Number of Instructions Simulated 615system.cpu.cpi::0 7.658716 # CPI: Cycles Per Instruction 616system.cpu.cpi::1 7.659918 # CPI: Cycles Per Instruction 617system.cpu.cpi_total 3.829659 # CPI: Total CPI of All Threads 618system.cpu.ipc::0 0.130570 # IPC: Instructions Per Cycle 619system.cpu.ipc::1 0.130550 # IPC: Instructions Per Cycle 620system.cpu.ipc_total 0.261120 # IPC: Total IPC of All Threads 621system.cpu.int_regfile_reads 25473 # number of integer regfile reads 622system.cpu.int_regfile_writes 14213 # number of integer regfile writes 623system.cpu.fp_regfile_reads 16 # number of floating regfile reads 624system.cpu.fp_regfile_writes 4 # number of floating regfile writes 625system.cpu.misc_regfile_reads 2 # number of misc regfile reads 626system.cpu.misc_regfile_writes 2 # number of misc regfile writes 627system.cpu.toL2Bus.throughput 2559580397 # Throughput (bytes/s) 628system.cpu.toL2Bus.trans_dist::ReadReq 830 # Transaction distribution 629system.cpu.toL2Bus.trans_dist::ReadResp 830 # Transaction distribution 630system.cpu.toL2Bus.trans_dist::ReadExReq 146 # Transaction distribution 631system.cpu.toL2Bus.trans_dist::ReadExResp 146 # Transaction distribution 632system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1252 # Packet count per connected master and slave (bytes) 633system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 700 # Packet count per connected master and slave (bytes) 634system.cpu.toL2Bus.pkt_count::total 1952 # Packet count per connected master and slave (bytes) 635system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 40064 # Cumulative packet size per connected master and slave (bytes) 636system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22400 # Cumulative packet size per connected master and slave (bytes) 637system.cpu.toL2Bus.tot_pkt_size::total 62464 # Cumulative packet size per connected master and slave (bytes) 638system.cpu.toL2Bus.data_through_bus 62464 # Total data (bytes) 639system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) 640system.cpu.toL2Bus.reqLayer0.occupancy 488000 # Layer occupancy (ticks) 641system.cpu.toL2Bus.reqLayer0.utilization 2.0 # Layer utilization (%) 642system.cpu.toL2Bus.respLayer0.occupancy 1029500 # Layer occupancy (ticks) 643system.cpu.toL2Bus.respLayer0.utilization 4.2 # Layer utilization (%) 644system.cpu.toL2Bus.respLayer1.occupancy 566500 # Layer occupancy (ticks) 645system.cpu.toL2Bus.respLayer1.utilization 2.3 # Layer utilization (%) 646system.cpu.icache.tags.replacements::0 6 # number of replacements 647system.cpu.icache.tags.replacements::1 0 # number of replacements 648system.cpu.icache.tags.replacements::total 6 # number of replacements 649system.cpu.icache.tags.tagsinuse 309.632563 # Cycle average of tags in use 650system.cpu.icache.tags.total_refs 4375 # Total number of references to valid blocks. 651system.cpu.icache.tags.sampled_refs 626 # Sample count of references to valid blocks. 652system.cpu.icache.tags.avg_refs 6.988818 # Average number of references to valid blocks. 653system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 654system.cpu.icache.tags.occ_blocks::cpu.inst 309.632563 # Average occupied blocks per requestor 655system.cpu.icache.tags.occ_percent::cpu.inst 0.151188 # Average percentage of cache occupancy 656system.cpu.icache.tags.occ_percent::total 0.151188 # Average percentage of cache occupancy 657system.cpu.icache.ReadReq_hits::cpu.inst 4375 # number of ReadReq hits 658system.cpu.icache.ReadReq_hits::total 4375 # number of ReadReq hits 659system.cpu.icache.demand_hits::cpu.inst 4375 # number of demand (read+write) hits 660system.cpu.icache.demand_hits::total 4375 # number of demand (read+write) hits 661system.cpu.icache.overall_hits::cpu.inst 4375 # number of overall hits 662system.cpu.icache.overall_hits::total 4375 # number of overall hits 663system.cpu.icache.ReadReq_misses::cpu.inst 1049 # number of ReadReq misses 664system.cpu.icache.ReadReq_misses::total 1049 # number of ReadReq misses 665system.cpu.icache.demand_misses::cpu.inst 1049 # number of demand (read+write) misses 666system.cpu.icache.demand_misses::total 1049 # number of demand (read+write) misses 667system.cpu.icache.overall_misses::cpu.inst 1049 # number of overall misses 668system.cpu.icache.overall_misses::total 1049 # number of overall misses 669system.cpu.icache.ReadReq_miss_latency::cpu.inst 69677745 # number of ReadReq miss cycles 670system.cpu.icache.ReadReq_miss_latency::total 69677745 # number of ReadReq miss cycles 671system.cpu.icache.demand_miss_latency::cpu.inst 69677745 # number of demand (read+write) miss cycles 672system.cpu.icache.demand_miss_latency::total 69677745 # number of demand (read+write) miss cycles 673system.cpu.icache.overall_miss_latency::cpu.inst 69677745 # number of overall miss cycles 674system.cpu.icache.overall_miss_latency::total 69677745 # number of overall miss cycles 675system.cpu.icache.ReadReq_accesses::cpu.inst 5424 # number of ReadReq accesses(hits+misses) 676system.cpu.icache.ReadReq_accesses::total 5424 # number of ReadReq accesses(hits+misses) 677system.cpu.icache.demand_accesses::cpu.inst 5424 # number of demand (read+write) accesses 678system.cpu.icache.demand_accesses::total 5424 # number of demand (read+write) accesses 679system.cpu.icache.overall_accesses::cpu.inst 5424 # number of overall (read+write) accesses 680system.cpu.icache.overall_accesses::total 5424 # number of overall (read+write) accesses 681system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.193400 # miss rate for ReadReq accesses 682system.cpu.icache.ReadReq_miss_rate::total 0.193400 # miss rate for ReadReq accesses 683system.cpu.icache.demand_miss_rate::cpu.inst 0.193400 # miss rate for demand accesses 684system.cpu.icache.demand_miss_rate::total 0.193400 # miss rate for demand accesses 685system.cpu.icache.overall_miss_rate::cpu.inst 0.193400 # miss rate for overall accesses 686system.cpu.icache.overall_miss_rate::total 0.193400 # miss rate for overall accesses 687system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66423.017159 # average ReadReq miss latency 688system.cpu.icache.ReadReq_avg_miss_latency::total 66423.017159 # average ReadReq miss latency 689system.cpu.icache.demand_avg_miss_latency::cpu.inst 66423.017159 # average overall miss latency 690system.cpu.icache.demand_avg_miss_latency::total 66423.017159 # average overall miss latency 691system.cpu.icache.overall_avg_miss_latency::cpu.inst 66423.017159 # average overall miss latency 692system.cpu.icache.overall_avg_miss_latency::total 66423.017159 # average overall miss latency 693system.cpu.icache.blocked_cycles::no_mshrs 2785 # number of cycles access was blocked 694system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 695system.cpu.icache.blocked::no_mshrs 57 # number of cycles access was blocked 696system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 697system.cpu.icache.avg_blocked_cycles::no_mshrs 48.859649 # average number of cycles each access was blocked 698system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 699system.cpu.icache.fast_writes 0 # number of fast writes performed 700system.cpu.icache.cache_copies 0 # number of cache copies performed 701system.cpu.icache.ReadReq_mshr_hits::cpu.inst 423 # number of ReadReq MSHR hits 702system.cpu.icache.ReadReq_mshr_hits::total 423 # number of ReadReq MSHR hits 703system.cpu.icache.demand_mshr_hits::cpu.inst 423 # number of demand (read+write) MSHR hits 704system.cpu.icache.demand_mshr_hits::total 423 # number of demand (read+write) MSHR hits 705system.cpu.icache.overall_mshr_hits::cpu.inst 423 # number of overall MSHR hits 706system.cpu.icache.overall_mshr_hits::total 423 # number of overall MSHR hits 707system.cpu.icache.ReadReq_mshr_misses::cpu.inst 626 # number of ReadReq MSHR misses 708system.cpu.icache.ReadReq_mshr_misses::total 626 # number of ReadReq MSHR misses 709system.cpu.icache.demand_mshr_misses::cpu.inst 626 # number of demand (read+write) MSHR misses 710system.cpu.icache.demand_mshr_misses::total 626 # number of demand (read+write) MSHR misses 711system.cpu.icache.overall_mshr_misses::cpu.inst 626 # number of overall MSHR misses 712system.cpu.icache.overall_mshr_misses::total 626 # number of overall MSHR misses 713system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 46998246 # number of ReadReq MSHR miss cycles 714system.cpu.icache.ReadReq_mshr_miss_latency::total 46998246 # number of ReadReq MSHR miss cycles 715system.cpu.icache.demand_mshr_miss_latency::cpu.inst 46998246 # number of demand (read+write) MSHR miss cycles 716system.cpu.icache.demand_mshr_miss_latency::total 46998246 # number of demand (read+write) MSHR miss cycles 717system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46998246 # number of overall MSHR miss cycles 718system.cpu.icache.overall_mshr_miss_latency::total 46998246 # number of overall MSHR miss cycles 719system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.115413 # mshr miss rate for ReadReq accesses 720system.cpu.icache.ReadReq_mshr_miss_rate::total 0.115413 # mshr miss rate for ReadReq accesses 721system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.115413 # mshr miss rate for demand accesses 722system.cpu.icache.demand_mshr_miss_rate::total 0.115413 # mshr miss rate for demand accesses 723system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.115413 # mshr miss rate for overall accesses 724system.cpu.icache.overall_mshr_miss_rate::total 0.115413 # mshr miss rate for overall accesses 725system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75077.070288 # average ReadReq mshr miss latency 726system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75077.070288 # average ReadReq mshr miss latency 727system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75077.070288 # average overall mshr miss latency 728system.cpu.icache.demand_avg_mshr_miss_latency::total 75077.070288 # average overall mshr miss latency 729system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75077.070288 # average overall mshr miss latency 730system.cpu.icache.overall_avg_mshr_miss_latency::total 75077.070288 # average overall mshr miss latency 731system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 732system.cpu.l2cache.tags.replacements::0 0 # number of replacements 733system.cpu.l2cache.tags.replacements::1 0 # number of replacements 734system.cpu.l2cache.tags.replacements::total 0 # number of replacements 735system.cpu.l2cache.tags.tagsinuse 428.856997 # Cycle average of tags in use 736system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. 737system.cpu.l2cache.tags.sampled_refs 828 # Sample count of references to valid blocks. 738system.cpu.l2cache.tags.avg_refs 0.002415 # Average number of references to valid blocks. 739system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 740system.cpu.l2cache.tags.occ_blocks::cpu.inst 310.126222 # Average occupied blocks per requestor 741system.cpu.l2cache.tags.occ_blocks::cpu.data 118.730775 # Average occupied blocks per requestor 742system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009464 # Average percentage of cache occupancy 743system.cpu.l2cache.tags.occ_percent::cpu.data 0.003623 # Average percentage of cache occupancy 744system.cpu.l2cache.tags.occ_percent::total 0.013088 # Average percentage of cache occupancy 745system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits 746system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits 747system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits 748system.cpu.l2cache.demand_hits::total 2 # number of demand (read+write) hits 749system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits 750system.cpu.l2cache.overall_hits::total 2 # number of overall hits 751system.cpu.l2cache.ReadReq_misses::cpu.inst 624 # number of ReadReq misses 752system.cpu.l2cache.ReadReq_misses::cpu.data 204 # number of ReadReq misses 753system.cpu.l2cache.ReadReq_misses::total 828 # number of ReadReq misses 754system.cpu.l2cache.ReadExReq_misses::cpu.data 146 # number of ReadExReq misses 755system.cpu.l2cache.ReadExReq_misses::total 146 # number of ReadExReq misses 756system.cpu.l2cache.demand_misses::cpu.inst 624 # number of demand (read+write) misses 757system.cpu.l2cache.demand_misses::cpu.data 350 # number of demand (read+write) misses 758system.cpu.l2cache.demand_misses::total 974 # number of demand (read+write) misses 759system.cpu.l2cache.overall_misses::cpu.inst 624 # number of overall misses 760system.cpu.l2cache.overall_misses::cpu.data 350 # number of overall misses 761system.cpu.l2cache.overall_misses::total 974 # number of overall misses 762system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 46348500 # number of ReadReq miss cycles 763system.cpu.l2cache.ReadReq_miss_latency::cpu.data 16213750 # number of ReadReq miss cycles 764system.cpu.l2cache.ReadReq_miss_latency::total 62562250 # number of ReadReq miss cycles 765system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 11913750 # number of ReadExReq miss cycles 766system.cpu.l2cache.ReadExReq_miss_latency::total 11913750 # number of ReadExReq miss cycles 767system.cpu.l2cache.demand_miss_latency::cpu.inst 46348500 # number of demand (read+write) miss cycles 768system.cpu.l2cache.demand_miss_latency::cpu.data 28127500 # number of demand (read+write) miss cycles 769system.cpu.l2cache.demand_miss_latency::total 74476000 # number of demand (read+write) miss cycles 770system.cpu.l2cache.overall_miss_latency::cpu.inst 46348500 # number of overall miss cycles 771system.cpu.l2cache.overall_miss_latency::cpu.data 28127500 # number of overall miss cycles 772system.cpu.l2cache.overall_miss_latency::total 74476000 # number of overall miss cycles 773system.cpu.l2cache.ReadReq_accesses::cpu.inst 626 # number of ReadReq accesses(hits+misses) 774system.cpu.l2cache.ReadReq_accesses::cpu.data 204 # number of ReadReq accesses(hits+misses) 775system.cpu.l2cache.ReadReq_accesses::total 830 # number of ReadReq accesses(hits+misses) 776system.cpu.l2cache.ReadExReq_accesses::cpu.data 146 # number of ReadExReq accesses(hits+misses) 777system.cpu.l2cache.ReadExReq_accesses::total 146 # number of ReadExReq accesses(hits+misses) 778system.cpu.l2cache.demand_accesses::cpu.inst 626 # number of demand (read+write) accesses 779system.cpu.l2cache.demand_accesses::cpu.data 350 # number of demand (read+write) accesses 780system.cpu.l2cache.demand_accesses::total 976 # number of demand (read+write) accesses 781system.cpu.l2cache.overall_accesses::cpu.inst 626 # number of overall (read+write) accesses 782system.cpu.l2cache.overall_accesses::cpu.data 350 # number of overall (read+write) accesses 783system.cpu.l2cache.overall_accesses::total 976 # number of overall (read+write) accesses 784system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996805 # miss rate for ReadReq accesses 785system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 786system.cpu.l2cache.ReadReq_miss_rate::total 0.997590 # miss rate for ReadReq accesses 787system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 788system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 789system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996805 # miss rate for demand accesses 790system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 791system.cpu.l2cache.demand_miss_rate::total 0.997951 # miss rate for demand accesses 792system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996805 # miss rate for overall accesses 793system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 794system.cpu.l2cache.overall_miss_rate::total 0.997951 # miss rate for overall accesses 795system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74276.442308 # average ReadReq miss latency 796system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79479.166667 # average ReadReq miss latency 797system.cpu.l2cache.ReadReq_avg_miss_latency::total 75558.272947 # average ReadReq miss latency 798system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81601.027397 # average ReadExReq miss latency 799system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81601.027397 # average ReadExReq miss latency 800system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74276.442308 # average overall miss latency 801system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80364.285714 # average overall miss latency 802system.cpu.l2cache.demand_avg_miss_latency::total 76464.065708 # average overall miss latency 803system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74276.442308 # average overall miss latency 804system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80364.285714 # average overall miss latency 805system.cpu.l2cache.overall_avg_miss_latency::total 76464.065708 # average overall miss latency 806system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 807system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 808system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 809system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 810system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 811system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 812system.cpu.l2cache.fast_writes 0 # number of fast writes performed 813system.cpu.l2cache.cache_copies 0 # number of cache copies performed 814system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 624 # number of ReadReq MSHR misses 815system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 204 # number of ReadReq MSHR misses 816system.cpu.l2cache.ReadReq_mshr_misses::total 828 # number of ReadReq MSHR misses 817system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 146 # number of ReadExReq MSHR misses 818system.cpu.l2cache.ReadExReq_mshr_misses::total 146 # number of ReadExReq MSHR misses 819system.cpu.l2cache.demand_mshr_misses::cpu.inst 624 # number of demand (read+write) MSHR misses 820system.cpu.l2cache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses 821system.cpu.l2cache.demand_mshr_misses::total 974 # number of demand (read+write) MSHR misses 822system.cpu.l2cache.overall_mshr_misses::cpu.inst 624 # number of overall MSHR misses 823system.cpu.l2cache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses 824system.cpu.l2cache.overall_mshr_misses::total 974 # number of overall MSHR misses 825system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 38573000 # number of ReadReq MSHR miss cycles 826system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 13696250 # number of ReadReq MSHR miss cycles 827system.cpu.l2cache.ReadReq_mshr_miss_latency::total 52269250 # number of ReadReq MSHR miss cycles 828system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10103750 # number of ReadExReq MSHR miss cycles 829system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10103750 # number of ReadExReq MSHR miss cycles 830system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 38573000 # number of demand (read+write) MSHR miss cycles 831system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23800000 # number of demand (read+write) MSHR miss cycles 832system.cpu.l2cache.demand_mshr_miss_latency::total 62373000 # number of demand (read+write) MSHR miss cycles 833system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 38573000 # number of overall MSHR miss cycles 834system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23800000 # number of overall MSHR miss cycles 835system.cpu.l2cache.overall_mshr_miss_latency::total 62373000 # number of overall MSHR miss cycles 836system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for ReadReq accesses 837system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 838system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997590 # mshr miss rate for ReadReq accesses 839system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 840system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 841system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for demand accesses 842system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 843system.cpu.l2cache.demand_mshr_miss_rate::total 0.997951 # mshr miss rate for demand accesses 844system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for overall accesses 845system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 846system.cpu.l2cache.overall_mshr_miss_rate::total 0.997951 # mshr miss rate for overall accesses 847system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61815.705128 # average ReadReq mshr miss latency 848system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67138.480392 # average ReadReq mshr miss latency 849system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63127.113527 # average ReadReq mshr miss latency 850system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69203.767123 # average ReadExReq mshr miss latency 851system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69203.767123 # average ReadExReq mshr miss latency 852system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61815.705128 # average overall mshr miss latency 853system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68000 # average overall mshr miss latency 854system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64037.987680 # average overall mshr miss latency 855system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61815.705128 # average overall mshr miss latency 856system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68000 # average overall mshr miss latency 857system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64037.987680 # average overall mshr miss latency 858system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 859system.cpu.dcache.tags.replacements::0 0 # number of replacements 860system.cpu.dcache.tags.replacements::1 0 # number of replacements 861system.cpu.dcache.tags.replacements::total 0 # number of replacements 862system.cpu.dcache.tags.tagsinuse 211.884963 # Cycle average of tags in use 863system.cpu.dcache.tags.total_refs 4493 # Total number of references to valid blocks. 864system.cpu.dcache.tags.sampled_refs 350 # Sample count of references to valid blocks. 865system.cpu.dcache.tags.avg_refs 12.837143 # Average number of references to valid blocks. 866system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 867system.cpu.dcache.tags.occ_blocks::cpu.data 211.884963 # Average occupied blocks per requestor 868system.cpu.dcache.tags.occ_percent::cpu.data 0.051730 # Average percentage of cache occupancy 869system.cpu.dcache.tags.occ_percent::total 0.051730 # Average percentage of cache occupancy 870system.cpu.dcache.ReadReq_hits::cpu.data 3469 # number of ReadReq hits 871system.cpu.dcache.ReadReq_hits::total 3469 # number of ReadReq hits 872system.cpu.dcache.WriteReq_hits::cpu.data 1024 # number of WriteReq hits 873system.cpu.dcache.WriteReq_hits::total 1024 # number of WriteReq hits 874system.cpu.dcache.demand_hits::cpu.data 4493 # number of demand (read+write) hits 875system.cpu.dcache.demand_hits::total 4493 # number of demand (read+write) hits 876system.cpu.dcache.overall_hits::cpu.data 4493 # number of overall hits 877system.cpu.dcache.overall_hits::total 4493 # number of overall hits 878system.cpu.dcache.ReadReq_misses::cpu.data 324 # number of ReadReq misses 879system.cpu.dcache.ReadReq_misses::total 324 # number of ReadReq misses 880system.cpu.dcache.WriteReq_misses::cpu.data 706 # number of WriteReq misses 881system.cpu.dcache.WriteReq_misses::total 706 # number of WriteReq misses 882system.cpu.dcache.demand_misses::cpu.data 1030 # number of demand (read+write) misses 883system.cpu.dcache.demand_misses::total 1030 # number of demand (read+write) misses 884system.cpu.dcache.overall_misses::cpu.data 1030 # number of overall misses 885system.cpu.dcache.overall_misses::total 1030 # number of overall misses 886system.cpu.dcache.ReadReq_miss_latency::cpu.data 22955250 # number of ReadReq miss cycles 887system.cpu.dcache.ReadReq_miss_latency::total 22955250 # number of ReadReq miss cycles 888system.cpu.dcache.WriteReq_miss_latency::cpu.data 48876949 # number of WriteReq miss cycles 889system.cpu.dcache.WriteReq_miss_latency::total 48876949 # number of WriteReq miss cycles 890system.cpu.dcache.demand_miss_latency::cpu.data 71832199 # number of demand (read+write) miss cycles 891system.cpu.dcache.demand_miss_latency::total 71832199 # number of demand (read+write) miss cycles 892system.cpu.dcache.overall_miss_latency::cpu.data 71832199 # number of overall miss cycles 893system.cpu.dcache.overall_miss_latency::total 71832199 # number of overall miss cycles 894system.cpu.dcache.ReadReq_accesses::cpu.data 3793 # number of ReadReq accesses(hits+misses) 895system.cpu.dcache.ReadReq_accesses::total 3793 # number of ReadReq accesses(hits+misses) 896system.cpu.dcache.WriteReq_accesses::cpu.data 1730 # number of WriteReq accesses(hits+misses) 897system.cpu.dcache.WriteReq_accesses::total 1730 # number of WriteReq accesses(hits+misses) 898system.cpu.dcache.demand_accesses::cpu.data 5523 # number of demand (read+write) accesses 899system.cpu.dcache.demand_accesses::total 5523 # number of demand (read+write) accesses 900system.cpu.dcache.overall_accesses::cpu.data 5523 # number of overall (read+write) accesses 901system.cpu.dcache.overall_accesses::total 5523 # number of overall (read+write) accesses 902system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.085421 # miss rate for ReadReq accesses 903system.cpu.dcache.ReadReq_miss_rate::total 0.085421 # miss rate for ReadReq accesses 904system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.408092 # miss rate for WriteReq accesses 905system.cpu.dcache.WriteReq_miss_rate::total 0.408092 # miss rate for WriteReq accesses 906system.cpu.dcache.demand_miss_rate::cpu.data 0.186493 # miss rate for demand accesses 907system.cpu.dcache.demand_miss_rate::total 0.186493 # miss rate for demand accesses 908system.cpu.dcache.overall_miss_rate::cpu.data 0.186493 # miss rate for overall accesses 909system.cpu.dcache.overall_miss_rate::total 0.186493 # miss rate for overall accesses 910system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70849.537037 # average ReadReq miss latency 911system.cpu.dcache.ReadReq_avg_miss_latency::total 70849.537037 # average ReadReq miss latency 912system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69230.805949 # average WriteReq miss latency 913system.cpu.dcache.WriteReq_avg_miss_latency::total 69230.805949 # average WriteReq miss latency 914system.cpu.dcache.demand_avg_miss_latency::cpu.data 69739.999029 # average overall miss latency 915system.cpu.dcache.demand_avg_miss_latency::total 69739.999029 # average overall miss latency 916system.cpu.dcache.overall_avg_miss_latency::cpu.data 69739.999029 # average overall miss latency 917system.cpu.dcache.overall_avg_miss_latency::total 69739.999029 # average overall miss latency 918system.cpu.dcache.blocked_cycles::no_mshrs 4722 # number of cycles access was blocked 919system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 920system.cpu.dcache.blocked::no_mshrs 117 # number of cycles access was blocked 921system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 922system.cpu.dcache.avg_blocked_cycles::no_mshrs 40.358974 # average number of cycles each access was blocked 923system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 924system.cpu.dcache.fast_writes 0 # number of fast writes performed 925system.cpu.dcache.cache_copies 0 # number of cache copies performed 926system.cpu.dcache.ReadReq_mshr_hits::cpu.data 120 # number of ReadReq MSHR hits 927system.cpu.dcache.ReadReq_mshr_hits::total 120 # number of ReadReq MSHR hits 928system.cpu.dcache.WriteReq_mshr_hits::cpu.data 560 # number of WriteReq MSHR hits 929system.cpu.dcache.WriteReq_mshr_hits::total 560 # number of WriteReq MSHR hits 930system.cpu.dcache.demand_mshr_hits::cpu.data 680 # number of demand (read+write) MSHR hits 931system.cpu.dcache.demand_mshr_hits::total 680 # number of demand (read+write) MSHR hits 932system.cpu.dcache.overall_mshr_hits::cpu.data 680 # number of overall MSHR hits 933system.cpu.dcache.overall_mshr_hits::total 680 # number of overall MSHR hits 934system.cpu.dcache.ReadReq_mshr_misses::cpu.data 204 # number of ReadReq MSHR misses 935system.cpu.dcache.ReadReq_mshr_misses::total 204 # number of ReadReq MSHR misses 936system.cpu.dcache.WriteReq_mshr_misses::cpu.data 146 # number of WriteReq MSHR misses 937system.cpu.dcache.WriteReq_mshr_misses::total 146 # number of WriteReq MSHR misses 938system.cpu.dcache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses 939system.cpu.dcache.demand_mshr_misses::total 350 # number of demand (read+write) MSHR misses 940system.cpu.dcache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses 941system.cpu.dcache.overall_mshr_misses::total 350 # number of overall MSHR misses 942system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16427250 # number of ReadReq MSHR miss cycles 943system.cpu.dcache.ReadReq_mshr_miss_latency::total 16427250 # number of ReadReq MSHR miss cycles 944system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12061996 # number of WriteReq MSHR miss cycles 945system.cpu.dcache.WriteReq_mshr_miss_latency::total 12061996 # number of WriteReq MSHR miss cycles 946system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28489246 # number of demand (read+write) MSHR miss cycles 947system.cpu.dcache.demand_mshr_miss_latency::total 28489246 # number of demand (read+write) MSHR miss cycles 948system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28489246 # number of overall MSHR miss cycles 949system.cpu.dcache.overall_mshr_miss_latency::total 28489246 # number of overall MSHR miss cycles 950system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053783 # mshr miss rate for ReadReq accesses 951system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053783 # mshr miss rate for ReadReq accesses 952system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses 953system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses 954system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063371 # mshr miss rate for demand accesses 955system.cpu.dcache.demand_mshr_miss_rate::total 0.063371 # mshr miss rate for demand accesses 956system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063371 # mshr miss rate for overall accesses 957system.cpu.dcache.overall_mshr_miss_rate::total 0.063371 # mshr miss rate for overall accesses 958system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80525.735294 # average ReadReq mshr miss latency 959system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80525.735294 # average ReadReq mshr miss latency 960system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82616.410959 # average WriteReq mshr miss latency 961system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82616.410959 # average WriteReq mshr miss latency 962system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81397.845714 # average overall mshr miss latency 963system.cpu.dcache.demand_avg_mshr_miss_latency::total 81397.845714 # average overall mshr miss latency 964system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81397.845714 # average overall mshr miss latency 965system.cpu.dcache.overall_avg_mshr_miss_latency::total 81397.845714 # average overall mshr miss latency 966system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 967 968---------- End Simulation Statistics ---------- 969