stats.txt revision 9312
16039SN/A 26039SN/A---------- Begin Simulation Statistics ---------- 39312Sandreas.hansson@arm.comsim_seconds 0.000012 # Number of seconds simulated 49312Sandreas.hansson@arm.comsim_ticks 12097500 # Number of ticks simulated 59312Sandreas.hansson@arm.comfinal_tick 12097500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 79312Sandreas.hansson@arm.comhost_inst_rate 46391 # Simulator instruction rate (inst/s) 89312Sandreas.hansson@arm.comhost_op_rate 46381 # Simulator op (including micro ops) rate (op/s) 99312Sandreas.hansson@arm.comhost_tick_rate 108798708 # Simulator tick rate (ticks/s) 109312Sandreas.hansson@arm.comhost_mem_usage 217720 # Number of bytes of host memory used 119312Sandreas.hansson@arm.comhost_seconds 0.11 # Real time elapsed on the host 129150SAli.Saidi@ARM.comsim_insts 5156 # Number of instructions simulated 139150SAli.Saidi@ARM.comsim_ops 5156 # Number of ops (including micro ops) simulated 149150SAli.Saidi@ARM.comsystem.physmem.bytes_read::cpu.inst 21696 # Number of bytes read from this memory 159096Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory 169150SAli.Saidi@ARM.comsystem.physmem.bytes_read::total 30720 # Number of bytes read from this memory 179150SAli.Saidi@ARM.comsystem.physmem.bytes_inst_read::cpu.inst 21696 # Number of instructions bytes read from this memory 189150SAli.Saidi@ARM.comsystem.physmem.bytes_inst_read::total 21696 # Number of instructions bytes read from this memory 199150SAli.Saidi@ARM.comsystem.physmem.num_reads::cpu.inst 339 # Number of read requests responded to by this memory 209096Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory 219150SAli.Saidi@ARM.comsystem.physmem.num_reads::total 480 # Number of read requests responded to by this memory 229312Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 1793428394 # Total read bandwidth from this memory (bytes/s) 239312Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 745939244 # Total read bandwidth from this memory (bytes/s) 249312Sandreas.hansson@arm.comsystem.physmem.bw_read::total 2539367638 # Total read bandwidth from this memory (bytes/s) 259312Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 1793428394 # Instruction read bandwidth from this memory (bytes/s) 269312Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 1793428394 # Instruction read bandwidth from this memory (bytes/s) 279312Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 1793428394 # Total bandwidth to/from this memory (bytes/s) 289312Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 745939244 # Total bandwidth to/from this memory (bytes/s) 299312Sandreas.hansson@arm.comsystem.physmem.bw_total::total 2539367638 # Total bandwidth to/from this memory (bytes/s) 309312Sandreas.hansson@arm.comsystem.physmem.readReqs 480 # Total number of read requests seen 319312Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Total number of write requests seen 329312Sandreas.hansson@arm.comsystem.physmem.cpureqs 480 # Reqs generatd by CPU via cache - shady 339312Sandreas.hansson@arm.comsystem.physmem.bytesRead 30720 # Total number of bytes read from memory 349312Sandreas.hansson@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to memory 359312Sandreas.hansson@arm.comsystem.physmem.bytesConsumedRd 30720 # bytesRead derated as per pkt->getSize() 369312Sandreas.hansson@arm.comsystem.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() 379312Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q 389312Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWrite 0 # Reqs where no action is needed 399312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::0 64 # Track reads on a per bank basis 409312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::1 30 # Track reads on a per bank basis 419312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::2 23 # Track reads on a per bank basis 429312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::3 54 # Track reads on a per bank basis 439312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::4 6 # Track reads on a per bank basis 449312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::5 39 # Track reads on a per bank basis 459312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::6 0 # Track reads on a per bank basis 469312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::7 20 # Track reads on a per bank basis 479312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::8 40 # Track reads on a per bank basis 489312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::9 18 # Track reads on a per bank basis 499312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::10 15 # Track reads on a per bank basis 509312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::11 17 # Track reads on a per bank basis 519312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::12 40 # Track reads on a per bank basis 529312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::13 52 # Track reads on a per bank basis 539312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::14 32 # Track reads on a per bank basis 549312Sandreas.hansson@arm.comsystem.physmem.perBankRdReqs::15 30 # Track reads on a per bank basis 559312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis 569312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis 579312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis 589312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis 599312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis 609312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis 619312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis 629312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis 639312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis 649312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis 659312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis 669312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis 679312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis 689312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis 699312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis 709312Sandreas.hansson@arm.comsystem.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis 719312Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 729312Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry 739312Sandreas.hansson@arm.comsystem.physmem.totGap 12035000 # Total gap between requests 749312Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Categorize read packet sizes 759312Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Categorize read packet sizes 769312Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Categorize read packet sizes 779312Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Categorize read packet sizes 789312Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Categorize read packet sizes 799312Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Categorize read packet sizes 809312Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 480 # Categorize read packet sizes 819312Sandreas.hansson@arm.comsystem.physmem.readPktSize::7 0 # Categorize read packet sizes 829312Sandreas.hansson@arm.comsystem.physmem.readPktSize::8 0 # Categorize read packet sizes 839312Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # categorize write packet sizes 849312Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # categorize write packet sizes 859312Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # categorize write packet sizes 869312Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # categorize write packet sizes 879312Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # categorize write packet sizes 889312Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # categorize write packet sizes 899312Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # categorize write packet sizes 909312Sandreas.hansson@arm.comsystem.physmem.writePktSize::7 0 # categorize write packet sizes 919312Sandreas.hansson@arm.comsystem.physmem.writePktSize::8 0 # categorize write packet sizes 929312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::0 0 # categorize neither packet sizes 939312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::1 0 # categorize neither packet sizes 949312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::2 0 # categorize neither packet sizes 959312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::3 0 # categorize neither packet sizes 969312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::4 0 # categorize neither packet sizes 979312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::5 0 # categorize neither packet sizes 989312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::6 0 # categorize neither packet sizes 999312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::7 0 # categorize neither packet sizes 1009312Sandreas.hansson@arm.comsystem.physmem.neitherpktsize::8 0 # categorize neither packet sizes 1019312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 253 # What read queue length does an incoming req see 1029312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 148 # What read queue length does an incoming req see 1039312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 48 # What read queue length does an incoming req see 1049312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 22 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see 1069312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 1369312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 1379312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 1529312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 1539312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 1549312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 1559312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 1569312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 1579312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 1589312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1599312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1609312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1619312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1629312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1639312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1649312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1659312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 1669312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 1679312Sandreas.hansson@arm.comsystem.physmem.totQLat 3039980 # Total cycles spent in queuing delays 1689312Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 13667980 # Sum of mem lat for all requests 1699312Sandreas.hansson@arm.comsystem.physmem.totBusLat 1920000 # Total cycles spent in databus access 1709312Sandreas.hansson@arm.comsystem.physmem.totBankLat 8708000 # Total cycles spent in bank access 1719312Sandreas.hansson@arm.comsystem.physmem.avgQLat 6333.29 # Average queueing delay per request 1729312Sandreas.hansson@arm.comsystem.physmem.avgBankLat 18141.67 # Average bank access latency per request 1739312Sandreas.hansson@arm.comsystem.physmem.avgBusLat 4000.00 # Average bus latency per request 1749312Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 28474.96 # Average memory access latency 1759312Sandreas.hansson@arm.comsystem.physmem.avgRdBW 2539.37 # Average achieved read bandwidth in MB/s 1769312Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s 1779312Sandreas.hansson@arm.comsystem.physmem.avgConsumedRdBW 2539.37 # Average consumed read bandwidth in MB/s 1789312Sandreas.hansson@arm.comsystem.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s 1799312Sandreas.hansson@arm.comsystem.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s 1809312Sandreas.hansson@arm.comsystem.physmem.busUtil 15.87 # Data bus utilization in percentage 1819312Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.13 # Average read queue length over time 1829312Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length over time 1839312Sandreas.hansson@arm.comsystem.physmem.readRowHits 380 # Number of row buffer hits during reads 1849312Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 1859312Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 79.17 # Row buffer hit rate for reads 1869312Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 1879312Sandreas.hansson@arm.comsystem.physmem.avgGap 25072.92 # Average gap between requests 1888428SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 1898428SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 1908428SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 1918428SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 1928428SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 1938428SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 1946039SN/Asystem.cpu.dtb.hits 0 # DTB hits 1956039SN/Asystem.cpu.dtb.misses 0 # DTB misses 1968428SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 1978428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 1988428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 1998428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 2008428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 2018428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 2028428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 2038428SN/Asystem.cpu.itb.hits 0 # DTB hits 2048428SN/Asystem.cpu.itb.misses 0 # DTB misses 2058428SN/Asystem.cpu.itb.accesses 0 # DTB accesses 2068428SN/Asystem.cpu.workload.num_syscalls 8 # Number of system calls 2079312Sandreas.hansson@arm.comsystem.cpu.numCycles 24196 # number of cpu cycles simulated 2088428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 2098428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 2109312Sandreas.hansson@arm.comsystem.cpu.BPredUnit.lookups 2174 # Number of BP lookups 2119312Sandreas.hansson@arm.comsystem.cpu.BPredUnit.condPredicted 1443 # Number of conditional branches predicted 2129312Sandreas.hansson@arm.comsystem.cpu.BPredUnit.condIncorrect 447 # Number of conditional branches incorrect 2139312Sandreas.hansson@arm.comsystem.cpu.BPredUnit.BTBLookups 1705 # Number of BTB lookups 2149312Sandreas.hansson@arm.comsystem.cpu.BPredUnit.BTBHits 494 # Number of BTB hits 2158428SN/Asystem.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 2169312Sandreas.hansson@arm.comsystem.cpu.BPredUnit.usedRAS 283 # Number of times the RAS was used to get a target. 2179312Sandreas.hansson@arm.comsystem.cpu.BPredUnit.RASInCorrect 71 # Number of incorrect RAS predictions. 2189312Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 8516 # Number of cycles fetch is stalled on an Icache miss 2199312Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 13177 # Number of instructions fetch has processed 2209312Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 2174 # Number of branches that fetch encountered 2219312Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 777 # Number of branches that fetch has predicted taken 2229312Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 3260 # Number of cycles fetch has run and was not squashing or blocked 2239312Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 1345 # Number of cycles fetch has spent squashing 2249312Sandreas.hansson@arm.comsystem.cpu.fetch.BlockedCycles 699 # Number of cycles fetch has spent blocked 2258464SN/Asystem.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 2269312Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 157 # Number of stall cycles due to pending traps 2279312Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 1979 # Number of cache lines fetched 2289285Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 260 # Number of outstanding Icache misses that were squashed 2299312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 13523 # Number of instructions fetched each cycle (Total) 2309312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 0.974414 # Number of instructions fetched each cycle (Total) 2319312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 2.279455 # Number of instructions fetched each cycle (Total) 2326291SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 2339312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 10263 75.89% 75.89% # Number of instructions fetched each cycle (Total) 2349312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 1359 10.05% 85.94% # Number of instructions fetched each cycle (Total) 2359312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 113 0.84% 86.78% # Number of instructions fetched each cycle (Total) 2369312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 150 1.11% 87.89% # Number of instructions fetched each cycle (Total) 2379312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 301 2.23% 90.11% # Number of instructions fetched each cycle (Total) 2389312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 101 0.75% 90.86% # Number of instructions fetched each cycle (Total) 2399312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 159 1.18% 92.04% # Number of instructions fetched each cycle (Total) 2409312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 137 1.01% 93.05% # Number of instructions fetched each cycle (Total) 2419312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 940 6.95% 100.00% # Number of instructions fetched each cycle (Total) 2426291SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 2436291SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 2446291SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 2459312Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 13523 # Number of instructions fetched each cycle (Total) 2469312Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.089850 # Number of branch fetches per cycle 2479312Sandreas.hansson@arm.comsystem.cpu.fetch.rate 0.544594 # Number of inst fetches per cycle 2489312Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 8657 # Number of cycles decode is idle 2499312Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 898 # Number of cycles decode is blocked 2509312Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 3079 # Number of cycles decode is running 2519312Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 45 # Number of cycles decode is unblocking 2529312Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 844 # Number of cycles decode is squashing 2539312Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 154 # Number of times decode resolved a branch 2549312Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 47 # Number of times decode detected a branch misprediction 2559312Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 12246 # Number of instructions handled by decode 2569150SAli.Saidi@ARM.comsystem.cpu.decode.SquashedInsts 178 # Number of squashed instructions handled by decode 2579312Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 844 # Number of cycles rename is squashing 2589312Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 8855 # Number of cycles rename is idle 2599312Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 196 # Number of cycles rename is blocking 2609312Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 599 # count of cycles rename stalled for serializing inst 2619312Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 2928 # Number of cycles rename is running 2629312Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 101 # Number of cycles rename is unblocking 2639312Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 11668 # Number of instructions processed by rename 2649312Sandreas.hansson@arm.comsystem.cpu.rename.LSQFullEvents 92 # Number of times rename has blocked due to LSQ full 2659312Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 7112 # Number of destination operands rename has renamed 2669312Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 13873 # Number of register rename lookups that rename has made 2679312Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 13869 # Number of integer rename lookups 2688554SN/Asystem.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups 2699150SAli.Saidi@ARM.comsystem.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed 2709312Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 3714 # Number of HB maps that are undone due to squashing 2719312Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 18 # count of serializing insts renamed 2729312Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 12 # count of temporary serializing insts renamed 2739312Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 271 # count of insts added to the skid buffer 2749312Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 2456 # Number of loads inserted to the mem dependence unit. 2759312Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 1189 # Number of stores inserted to the mem dependence unit. 2768428SN/Asystem.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. 2778428SN/Asystem.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. 2789312Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 9092 # Number of instructions added to the IQ (excludes non-spec) 2799312Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 14 # Number of non-speculative instructions added to the IQ 2809312Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 8231 # Number of instructions issued 2819312Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 55 # Number of squashed instructions issued 2829312Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 3471 # Number of squashed instructions iterated over during squash; mainly for profiling 2839312Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 1958 # Number of squashed operands that are examined and possibly removed from graph 2849312Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 4 # Number of squashed non-spec instructions that were removed 2859312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 13523 # Number of insts issued each cycle 2869312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.608667 # Number of insts issued each cycle 2879312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.271089 # Number of insts issued each cycle 2888428SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 2899312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 9982 73.81% 73.81% # Number of insts issued each cycle 2909312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 1399 10.35% 84.16% # Number of insts issued each cycle 2919312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 867 6.41% 90.57% # Number of insts issued each cycle 2929312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 551 4.07% 94.65% # Number of insts issued each cycle 2939312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 358 2.65% 97.29% # Number of insts issued each cycle 2949312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 239 1.77% 99.06% # Number of insts issued each cycle 2959312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 85 0.63% 99.69% # Number of insts issued each cycle 2969312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 28 0.21% 99.90% # Number of insts issued each cycle 2979285Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 14 0.10% 100.00% # Number of insts issued each cycle 2988428SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 2998428SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 3008428SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 3019312Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 13523 # Number of insts issued each cycle 3028428SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 3039312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 3 2.00% 2.00% # attempts to use FU when none available 3049312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 2.00% # attempts to use FU when none available 3059312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 2.00% # attempts to use FU when none available 3069312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 2.00% # attempts to use FU when none available 3079312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 2.00% # attempts to use FU when none available 3089312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 2.00% # attempts to use FU when none available 3099312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 2.00% # attempts to use FU when none available 3109312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 2.00% # attempts to use FU when none available 3119312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.00% # attempts to use FU when none available 3129312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 2.00% # attempts to use FU when none available 3139312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.00% # attempts to use FU when none available 3149312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 2.00% # attempts to use FU when none available 3159312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 2.00% # attempts to use FU when none available 3169312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 2.00% # attempts to use FU when none available 3179312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 2.00% # attempts to use FU when none available 3189312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 2.00% # attempts to use FU when none available 3199312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.00% # attempts to use FU when none available 3209312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 2.00% # attempts to use FU when none available 3219312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.00% # attempts to use FU when none available 3229312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.00% # attempts to use FU when none available 3239312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.00% # attempts to use FU when none available 3249312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.00% # attempts to use FU when none available 3259312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.00% # attempts to use FU when none available 3269312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.00% # attempts to use FU when none available 3279312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.00% # attempts to use FU when none available 3289312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.00% # attempts to use FU when none available 3299312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.00% # attempts to use FU when none available 3309312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.00% # attempts to use FU when none available 3319312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.00% # attempts to use FU when none available 3329312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 95 63.33% 65.33% # attempts to use FU when none available 3339312Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 52 34.67% 100.00% # attempts to use FU when none available 3348428SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 3358428SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 3368241SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 3379312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 4866 59.12% 59.12% # Type of FU issued 3389312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 5 0.06% 59.18% # Type of FU issued 3399312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.20% # Type of FU issued 3409312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.23% # Type of FU issued 3419312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.23% # Type of FU issued 3429312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.23% # Type of FU issued 3439312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.23% # Type of FU issued 3449312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.23% # Type of FU issued 3459312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.23% # Type of FU issued 3469312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.23% # Type of FU issued 3479312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.23% # Type of FU issued 3489312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.23% # Type of FU issued 3499312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.23% # Type of FU issued 3509312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.23% # Type of FU issued 3519312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.23% # Type of FU issued 3529312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.23% # Type of FU issued 3539312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.23% # Type of FU issued 3549312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.23% # Type of FU issued 3559312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.23% # Type of FU issued 3569312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.23% # Type of FU issued 3579312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.23% # Type of FU issued 3589312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.23% # Type of FU issued 3599312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.23% # Type of FU issued 3609312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.23% # Type of FU issued 3619312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.23% # Type of FU issued 3629312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.23% # Type of FU issued 3639312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.23% # Type of FU issued 3649312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.23% # Type of FU issued 3659312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.23% # Type of FU issued 3669312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 2254 27.38% 86.61% # Type of FU issued 3679312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1102 13.39% 100.00% # Type of FU issued 3688241SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 3698241SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 3709312Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 8231 # Type of FU issued 3719312Sandreas.hansson@arm.comsystem.cpu.iq.rate 0.340180 # Inst issue rate 3729312Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 150 # FU busy when requested 3739312Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.018224 # FU busy rate (busy events/executed inst) 3749312Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 30186 # Number of integer instruction queue reads 3759312Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 12584 # Number of integer instruction queue writes 3769312Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 7378 # Number of integer instruction queue wakeup accesses 3778428SN/Asystem.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads 3788428SN/Asystem.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes 3798428SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses 3809312Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 8379 # Number of integer alu accesses 3818428SN/Asystem.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses 3829312Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 61 # Number of loads that had data forwarded from stores 3838428SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 3849312Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1293 # Number of loads squashed 3859312Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed 3869312Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 9 # Number of memory ordering violations 3879312Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 264 # Number of stores squashed 3888428SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 3898428SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 3908428SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 3918428SN/Asystem.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 3928428SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 3939312Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 844 # Number of cycles IEW is squashing 3949312Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 139 # Number of cycles IEW is blocking 3959285Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 10 # Number of cycles IEW is unblocking 3969312Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 10561 # Number of instructions dispatched to IQ 3979312Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 111 # Number of squashed instructions skipped by dispatch 3989312Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 2456 # Number of dispatched load instructions 3999312Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 1189 # Number of dispatched store instructions 4009312Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 14 # Number of dispatched non-speculative instructions 4018844SAli.Saidi@ARM.comsystem.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall 4029079SAli.Saidi@ARM.comsystem.cpu.iew.iewLSQFullEvents 1 # Number of times the LSQ has become full, causing a stall 4039312Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 9 # Number of memory order violations 4049312Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 110 # Number of branches that were predicted taken incorrectly 4059312Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 364 # Number of branches that were predicted not taken incorrectly 4069312Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 474 # Number of branch mispredicts detected at execute 4079312Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 7823 # Number of executed instructions 4089312Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 2103 # Number of load instructions executed 4099312Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 408 # Number of squashed instructions skipped in execute 4108428SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 4119312Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 1455 # number of nop insts executed 4129312Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 3177 # number of memory reference insts executed 4139312Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 1335 # Number of branches executed 4149312Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1074 # Number of stores executed 4159312Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 0.323318 # Inst execution rate 4169312Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 7479 # cumulative count of insts sent to commit 4179312Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 7380 # cumulative count of insts written-back 4189312Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 2890 # num instructions producing a value 4199312Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 4129 # num instructions consuming a value 4208428SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 4219312Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 0.305009 # insts written-back per cycle 4229312Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.699927 # average fanout of values written-back 4238428SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 4249312Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 4740 # The number of squashed insts skipped by commit 4258428SN/Asystem.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards 4269312Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 401 # The number of times a branch was mispredicted 4279312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 12679 # Number of insts commited each cycle 4289312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.458475 # Number of insts commited each cycle 4299312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.250836 # Number of insts commited each cycle 4308428SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 4319312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 10300 81.24% 81.24% # Number of insts commited each cycle 4329312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 973 7.67% 88.91% # Number of insts commited each cycle 4339312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 629 4.96% 93.87% # Number of insts commited each cycle 4349312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 317 2.50% 96.37% # Number of insts commited each cycle 4359312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 148 1.17% 97.54% # Number of insts commited each cycle 4369312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 88 0.69% 98.23% # Number of insts commited each cycle 4379312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 75 0.59% 98.82% # Number of insts commited each cycle 4389312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 43 0.34% 99.16% # Number of insts commited each cycle 4399312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 106 0.84% 100.00% # Number of insts commited each cycle 4408428SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 4418428SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 4428428SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 4439312Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 12679 # Number of insts commited each cycle 4449150SAli.Saidi@ARM.comsystem.cpu.commit.committedInsts 5813 # Number of instructions committed 4459150SAli.Saidi@ARM.comsystem.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed 4468428SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 4479150SAli.Saidi@ARM.comsystem.cpu.commit.refs 2088 # Number of memory references committed 4489150SAli.Saidi@ARM.comsystem.cpu.commit.loads 1163 # Number of loads committed 4498428SN/Asystem.cpu.commit.membars 0 # Number of memory barriers committed 4509150SAli.Saidi@ARM.comsystem.cpu.commit.branches 915 # Number of branches committed 4518428SN/Asystem.cpu.commit.fp_insts 2 # Number of committed floating point instructions. 4529150SAli.Saidi@ARM.comsystem.cpu.commit.int_insts 5111 # Number of committed integer instructions. 4538428SN/Asystem.cpu.commit.function_calls 87 # Number of function calls committed. 4549096Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached 4558428SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 4569312Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 23113 # The number of ROB reads 4579312Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 21959 # The number of ROB writes 4589312Sandreas.hansson@arm.comsystem.cpu.timesIdled 270 # Number of times that the entire CPU went into an idle state and unscheduled itself 4599312Sandreas.hansson@arm.comsystem.cpu.idleCycles 10673 # Total number of cycles that the CPU has spent unscheduled due to idling 4609150SAli.Saidi@ARM.comsystem.cpu.committedInsts 5156 # Number of Instructions Simulated 4619150SAli.Saidi@ARM.comsystem.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated 4629150SAli.Saidi@ARM.comsystem.cpu.committedInsts_total 5156 # Number of Instructions Simulated 4639312Sandreas.hansson@arm.comsystem.cpu.cpi 4.692785 # CPI: Cycles Per Instruction 4649312Sandreas.hansson@arm.comsystem.cpu.cpi_total 4.692785 # CPI: Total CPI of All Threads 4659312Sandreas.hansson@arm.comsystem.cpu.ipc 0.213093 # IPC: Instructions Per Cycle 4669312Sandreas.hansson@arm.comsystem.cpu.ipc_total 0.213093 # IPC: Total IPC of All Threads 4679312Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 10646 # number of integer regfile reads 4689312Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 5184 # number of integer regfile writes 4698428SN/Asystem.cpu.fp_regfile_reads 3 # number of floating regfile reads 4708428SN/Asystem.cpu.fp_regfile_writes 1 # number of floating regfile writes 4719312Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 155 # number of misc regfile reads 4729079SAli.Saidi@ARM.comsystem.cpu.icache.replacements 17 # number of replacements 4739312Sandreas.hansson@arm.comsystem.cpu.icache.tagsinuse 162.253661 # Cycle average of tags in use 4749312Sandreas.hansson@arm.comsystem.cpu.icache.total_refs 1552 # Total number of references to valid blocks. 4759150SAli.Saidi@ARM.comsystem.cpu.icache.sampled_refs 342 # Sample count of references to valid blocks. 4769312Sandreas.hansson@arm.comsystem.cpu.icache.avg_refs 4.538012 # Average number of references to valid blocks. 4778428SN/Asystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4789312Sandreas.hansson@arm.comsystem.cpu.icache.occ_blocks::cpu.inst 162.253661 # Average occupied blocks per requestor 4799312Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::cpu.inst 0.079225 # Average percentage of cache occupancy 4809312Sandreas.hansson@arm.comsystem.cpu.icache.occ_percent::total 0.079225 # Average percentage of cache occupancy 4819312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1552 # number of ReadReq hits 4829312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 1552 # number of ReadReq hits 4839312Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1552 # number of demand (read+write) hits 4849312Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 1552 # number of demand (read+write) hits 4859312Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1552 # number of overall hits 4869312Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 1552 # number of overall hits 4879312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 427 # number of ReadReq misses 4889312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 427 # number of ReadReq misses 4899312Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 427 # number of demand (read+write) misses 4909312Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 427 # number of demand (read+write) misses 4919312Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 427 # number of overall misses 4929312Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 427 # number of overall misses 4939312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 14343000 # number of ReadReq miss cycles 4949312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 14343000 # number of ReadReq miss cycles 4959312Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 14343000 # number of demand (read+write) miss cycles 4969312Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 14343000 # number of demand (read+write) miss cycles 4979312Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 14343000 # number of overall miss cycles 4989312Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 14343000 # number of overall miss cycles 4999312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 1979 # number of ReadReq accesses(hits+misses) 5009312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 1979 # number of ReadReq accesses(hits+misses) 5019312Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 1979 # number of demand (read+write) accesses 5029312Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 1979 # number of demand (read+write) accesses 5039312Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 1979 # number of overall (read+write) accesses 5049312Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 1979 # number of overall (read+write) accesses 5059312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.215766 # miss rate for ReadReq accesses 5069312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.215766 # miss rate for ReadReq accesses 5079312Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.215766 # miss rate for demand accesses 5089312Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.215766 # miss rate for demand accesses 5099312Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.215766 # miss rate for overall accesses 5109312Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.215766 # miss rate for overall accesses 5119312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 33590.163934 # average ReadReq miss latency 5129312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 33590.163934 # average ReadReq miss latency 5139312Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 33590.163934 # average overall miss latency 5149312Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 33590.163934 # average overall miss latency 5159312Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 33590.163934 # average overall miss latency 5169312Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 33590.163934 # average overall miss latency 5178428SN/Asystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 5188428SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5198428SN/Asystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 5208428SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 5218983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 5228983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 5238428SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 5248428SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 5259312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 85 # number of ReadReq MSHR hits 5269312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 85 # number of ReadReq MSHR hits 5279312Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 85 # number of demand (read+write) MSHR hits 5289312Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 85 # number of demand (read+write) MSHR hits 5299312Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 85 # number of overall MSHR hits 5309312Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 85 # number of overall MSHR hits 5319150SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 342 # number of ReadReq MSHR misses 5329150SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_misses::total 342 # number of ReadReq MSHR misses 5339150SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 342 # number of demand (read+write) MSHR misses 5349150SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_misses::total 342 # number of demand (read+write) MSHR misses 5359150SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 342 # number of overall MSHR misses 5369150SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_misses::total 342 # number of overall MSHR misses 5379312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11802500 # number of ReadReq MSHR miss cycles 5389312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 11802500 # number of ReadReq MSHR miss cycles 5399312Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 11802500 # number of demand (read+write) MSHR miss cycles 5409312Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 11802500 # number of demand (read+write) MSHR miss cycles 5419312Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 11802500 # number of overall MSHR miss cycles 5429312Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 11802500 # number of overall MSHR miss cycles 5439312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.172815 # mshr miss rate for ReadReq accesses 5449312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.172815 # mshr miss rate for ReadReq accesses 5459312Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.172815 # mshr miss rate for demand accesses 5469312Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.172815 # mshr miss rate for demand accesses 5479312Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.172815 # mshr miss rate for overall accesses 5489312Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.172815 # mshr miss rate for overall accesses 5499312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34510.233918 # average ReadReq mshr miss latency 5509312Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34510.233918 # average ReadReq mshr miss latency 5519312Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34510.233918 # average overall mshr miss latency 5529312Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 34510.233918 # average overall mshr miss latency 5539312Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34510.233918 # average overall mshr miss latency 5549312Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 34510.233918 # average overall mshr miss latency 5558428SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 5568428SN/Asystem.cpu.dcache.replacements 0 # number of replacements 5579312Sandreas.hansson@arm.comsystem.cpu.dcache.tagsinuse 91.817694 # Cycle average of tags in use 5589312Sandreas.hansson@arm.comsystem.cpu.dcache.total_refs 2445 # Total number of references to valid blocks. 5599096Sandreas.hansson@arm.comsystem.cpu.dcache.sampled_refs 141 # Sample count of references to valid blocks. 5609312Sandreas.hansson@arm.comsystem.cpu.dcache.avg_refs 17.340426 # Average number of references to valid blocks. 5618428SN/Asystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 5629312Sandreas.hansson@arm.comsystem.cpu.dcache.occ_blocks::cpu.data 91.817694 # Average occupied blocks per requestor 5639312Sandreas.hansson@arm.comsystem.cpu.dcache.occ_percent::cpu.data 0.022416 # Average percentage of cache occupancy 5649312Sandreas.hansson@arm.comsystem.cpu.dcache.occ_percent::total 0.022416 # Average percentage of cache occupancy 5659312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1868 # number of ReadReq hits 5669312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 1868 # number of ReadReq hits 5679312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 577 # number of WriteReq hits 5689312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 577 # number of WriteReq hits 5699312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 2445 # number of demand (read+write) hits 5709312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 2445 # number of demand (read+write) hits 5719312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 2445 # number of overall hits 5729312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 2445 # number of overall hits 5739285Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 149 # number of ReadReq misses 5749285Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 149 # number of ReadReq misses 5759312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 348 # number of WriteReq misses 5769312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 348 # number of WriteReq misses 5779312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 497 # number of demand (read+write) misses 5789312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 497 # number of demand (read+write) misses 5799312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 497 # number of overall misses 5809312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 497 # number of overall misses 5819312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 5916000 # number of ReadReq miss cycles 5829312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 5916000 # number of ReadReq miss cycles 5839312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 9509000 # number of WriteReq miss cycles 5849312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 9509000 # number of WriteReq miss cycles 5859312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 15425000 # number of demand (read+write) miss cycles 5869312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 15425000 # number of demand (read+write) miss cycles 5879312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 15425000 # number of overall miss cycles 5889312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 15425000 # number of overall miss cycles 5899312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 2017 # number of ReadReq accesses(hits+misses) 5909312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 2017 # number of ReadReq accesses(hits+misses) 5918835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) 5928835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) 5939312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2942 # number of demand (read+write) accesses 5949312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 2942 # number of demand (read+write) accesses 5959312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2942 # number of overall (read+write) accesses 5969312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 2942 # number of overall (read+write) accesses 5979312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.073872 # miss rate for ReadReq accesses 5989312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.073872 # miss rate for ReadReq accesses 5999312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.376216 # miss rate for WriteReq accesses 6009312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.376216 # miss rate for WriteReq accesses 6019312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.168933 # miss rate for demand accesses 6029312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.168933 # miss rate for demand accesses 6039312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.168933 # miss rate for overall accesses 6049312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.168933 # miss rate for overall accesses 6059312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39704.697987 # average ReadReq miss latency 6069312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 39704.697987 # average ReadReq miss latency 6079312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27324.712644 # average WriteReq miss latency 6089312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 27324.712644 # average WriteReq miss latency 6099312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 31036.217304 # average overall miss latency 6109312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 31036.217304 # average overall miss latency 6119312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 31036.217304 # average overall miss latency 6129312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 31036.217304 # average overall miss latency 6138428SN/Asystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 6148428SN/Asystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 6158428SN/Asystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 6168428SN/Asystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 6178983Snate@binkert.orgsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 6188983Snate@binkert.orgsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 6198428SN/Asystem.cpu.dcache.fast_writes 0 # number of fast writes performed 6208428SN/Asystem.cpu.dcache.cache_copies 0 # number of cache copies performed 6219285Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 59 # number of ReadReq MSHR hits 6229285Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 59 # number of ReadReq MSHR hits 6239312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 297 # number of WriteReq MSHR hits 6249312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 297 # number of WriteReq MSHR hits 6259312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 356 # number of demand (read+write) MSHR hits 6269312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 356 # number of demand (read+write) MSHR hits 6279312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 356 # number of overall MSHR hits 6289312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 356 # number of overall MSHR hits 6299096Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses 6309096Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses 6318835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses 6328835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses 6339096Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses 6349096Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses 6359096Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses 6369096Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses 6379312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3832000 # number of ReadReq MSHR miss cycles 6389312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 3832000 # number of ReadReq MSHR miss cycles 6399312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1859000 # number of WriteReq MSHR miss cycles 6409312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 1859000 # number of WriteReq MSHR miss cycles 6419312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 5691000 # number of demand (read+write) MSHR miss cycles 6429312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 5691000 # number of demand (read+write) MSHR miss cycles 6439312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 5691000 # number of overall MSHR miss cycles 6449312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 5691000 # number of overall MSHR miss cycles 6459312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.044621 # mshr miss rate for ReadReq accesses 6469312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.044621 # mshr miss rate for ReadReq accesses 6478835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses 6489055Ssaidi@eecs.umich.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses 6499312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.047927 # mshr miss rate for demand accesses 6509312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.047927 # mshr miss rate for demand accesses 6519312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.047927 # mshr miss rate for overall accesses 6529312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.047927 # mshr miss rate for overall accesses 6539312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42577.777778 # average ReadReq mshr miss latency 6549312Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42577.777778 # average ReadReq mshr miss latency 6559312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36450.980392 # average WriteReq mshr miss latency 6569312Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36450.980392 # average WriteReq mshr miss latency 6579312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40361.702128 # average overall mshr miss latency 6589312Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 40361.702128 # average overall mshr miss latency 6599312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40361.702128 # average overall mshr miss latency 6609312Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 40361.702128 # average overall mshr miss latency 6618428SN/Asystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 6628428SN/Asystem.cpu.l2cache.replacements 0 # number of replacements 6639312Sandreas.hansson@arm.comsystem.cpu.l2cache.tagsinuse 222.617700 # Cycle average of tags in use 6648428SN/Asystem.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. 6659150SAli.Saidi@ARM.comsystem.cpu.l2cache.sampled_refs 429 # Sample count of references to valid blocks. 6669150SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_refs 0.006993 # Average number of references to valid blocks. 6678428SN/Asystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 6689312Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::cpu.inst 164.369429 # Average occupied blocks per requestor 6699312Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_blocks::cpu.data 58.248271 # Average occupied blocks per requestor 6709312Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::cpu.inst 0.005016 # Average percentage of cache occupancy 6719312Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::cpu.data 0.001778 # Average percentage of cache occupancy 6729312Sandreas.hansson@arm.comsystem.cpu.l2cache.occ_percent::total 0.006794 # Average percentage of cache occupancy 6738835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits 6748835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits 6758835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits 6768835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits 6778835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits 6788835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 3 # number of overall hits 6799150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 339 # number of ReadReq misses 6809096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 90 # number of ReadReq misses 6819150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::total 429 # number of ReadReq misses 6828835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses 6838835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses 6849150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::cpu.inst 339 # number of demand (read+write) misses 6859096Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses 6869150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::total 480 # number of demand (read+write) misses 6879150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::cpu.inst 339 # number of overall misses 6889096Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses 6899150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::total 480 # number of overall misses 6909312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 11455500 # number of ReadReq miss cycles 6919312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 3737500 # number of ReadReq miss cycles 6929312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 15193000 # number of ReadReq miss cycles 6939312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1807500 # number of ReadExReq miss cycles 6949312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 1807500 # number of ReadExReq miss cycles 6959312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 11455500 # number of demand (read+write) miss cycles 6969312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 5545000 # number of demand (read+write) miss cycles 6979312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 17000500 # number of demand (read+write) miss cycles 6989312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 11455500 # number of overall miss cycles 6999312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 5545000 # number of overall miss cycles 7009312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 17000500 # number of overall miss cycles 7019150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 342 # number of ReadReq accesses(hits+misses) 7029096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 90 # number of ReadReq accesses(hits+misses) 7039150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::total 432 # number of ReadReq accesses(hits+misses) 7048835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) 7058835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) 7069150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.inst 342 # number of demand (read+write) accesses 7079096Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses 7089150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::total 483 # number of demand (read+write) accesses 7099150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.inst 342 # number of overall (read+write) accesses 7109096Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses 7119150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::total 483 # number of overall (read+write) accesses 7129150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991228 # miss rate for ReadReq accesses 7138835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 7149150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.993056 # miss rate for ReadReq accesses 7158835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 7169055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 7179150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.991228 # miss rate for demand accesses 7188835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 7199150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::total 0.993789 # miss rate for demand accesses 7209150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.991228 # miss rate for overall accesses 7218835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 7229150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::total 0.993789 # miss rate for overall accesses 7239312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 33792.035398 # average ReadReq miss latency 7249312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 41527.777778 # average ReadReq miss latency 7259312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 35414.918415 # average ReadReq miss latency 7269312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 35441.176471 # average ReadExReq miss latency 7279312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 35441.176471 # average ReadExReq miss latency 7289312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 33792.035398 # average overall miss latency 7299312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 39326.241135 # average overall miss latency 7309312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 35417.708333 # average overall miss latency 7319312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 33792.035398 # average overall miss latency 7329312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 39326.241135 # average overall miss latency 7339312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 35417.708333 # average overall miss latency 7348428SN/Asystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 7358428SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 7368428SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 7378428SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 7388983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 7398983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7408428SN/Asystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 7418428SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 7429150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 339 # number of ReadReq MSHR misses 7439096Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses 7449150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 429 # number of ReadReq MSHR misses 7458835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses 7468835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses 7479150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 339 # number of demand (read+write) MSHR misses 7489096Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses 7499150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::total 480 # number of demand (read+write) MSHR misses 7509150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 339 # number of overall MSHR misses 7519096Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses 7529150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::total 480 # number of overall MSHR misses 7539312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10252004 # number of ReadReq MSHR miss cycles 7549312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3439074 # number of ReadReq MSHR miss cycles 7559312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 13691078 # number of ReadReq MSHR miss cycles 7569312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1635054 # number of ReadExReq MSHR miss cycles 7579312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1635054 # number of ReadExReq MSHR miss cycles 7589312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10252004 # number of demand (read+write) MSHR miss cycles 7599312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5074128 # number of demand (read+write) MSHR miss cycles 7609312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 15326132 # number of demand (read+write) MSHR miss cycles 7619312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10252004 # number of overall MSHR miss cycles 7629312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5074128 # number of overall MSHR miss cycles 7639312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 15326132 # number of overall MSHR miss cycles 7649150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for ReadReq accesses 7658835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 7669150SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993056 # mshr miss rate for ReadReq accesses 7678835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 7689055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 7699150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for demand accesses 7708835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 7719150SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.993789 # mshr miss rate for demand accesses 7729150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for overall accesses 7738835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 7749150SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.993789 # mshr miss rate for overall accesses 7759312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 30241.899705 # average ReadReq mshr miss latency 7769312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 38211.933333 # average ReadReq mshr miss latency 7779312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31913.934732 # average ReadReq mshr miss latency 7789312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 32059.882353 # average ReadExReq mshr miss latency 7799312Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 32059.882353 # average ReadExReq mshr miss latency 7809312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 30241.899705 # average overall mshr miss latency 7819312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 35986.723404 # average overall mshr miss latency 7829312Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 31929.441667 # average overall mshr miss latency 7839312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 30241.899705 # average overall mshr miss latency 7849312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 35986.723404 # average overall mshr miss latency 7859312Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 31929.441667 # average overall mshr miss latency 7868428SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 7876039SN/A 7886039SN/A---------- End Simulation Statistics ---------- 789