stats.txt revision 10726
18844SAli.Saidi@ARM.com 28844SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 310585Sandreas.hansson@arm.comsim_seconds 2.802895 # Number of seconds simulated 410726Sandreas.hansson@arm.comsim_ticks 2802894699500 # Number of ticks simulated 510726Sandreas.hansson@arm.comfinal_tick 2802894699500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68844SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 710726Sandreas.hansson@arm.comhost_inst_rate 1337323 # Simulator instruction rate (inst/s) 810726Sandreas.hansson@arm.comhost_op_rate 1629508 # Simulator op (including micro ops) rate (op/s) 910726Sandreas.hansson@arm.comhost_tick_rate 25528979782 # Simulator tick rate (ticks/s) 1010726Sandreas.hansson@arm.comhost_mem_usage 626168 # Number of bytes of host memory used 1110726Sandreas.hansson@arm.comhost_seconds 109.79 # Real time elapsed on the host 1210726Sandreas.hansson@arm.comsim_insts 146828240 # Number of instructions simulated 1310726Sandreas.hansson@arm.comsim_ops 178908039 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610517SAli.Saidi@ARM.comsystem.physmem.bytes_read::cpu0.dtb.walker 448 # Number of bytes read from this memory 1710409Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory 1810726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.inst 1117604 # Number of bytes read from this memory 1910726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.data 9440956 # Number of bytes read from this memory 2010513SAli.Saidi@ARM.comsystem.physmem.bytes_read::cpu1.dtb.walker 128 # Number of bytes read from this memory 2110726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.inst 152020 # Number of bytes read from this memory 2210726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.data 1081568 # Number of bytes read from this memory 2310535Sandreas.hansson@arm.comsystem.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory 2410726Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 11793812 # Number of bytes read from this memory 2510726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 1117604 # Number of instructions bytes read from this memory 2610726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 152020 # Number of instructions bytes read from this memory 2710726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 1269624 # Number of instructions bytes read from this memory 2810726Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 8390656 # Number of bytes written to this memory 2910513SAli.Saidi@ARM.comsystem.physmem.bytes_written::cpu0.data 17704 # Number of bytes written to this memory 3010409Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu1.data 40 # Number of bytes written to this memory 3110726Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 8408400 # Number of bytes written to this memory 3210517SAli.Saidi@ARM.comsystem.physmem.num_reads::cpu0.dtb.walker 7 # Number of read requests responded to by this memory 3310409Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory 3410726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.inst 25916 # Number of read requests responded to by this memory 3510726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.data 148040 # Number of read requests responded to by this memory 3610513SAli.Saidi@ARM.comsystem.physmem.num_reads::cpu1.dtb.walker 2 # Number of read requests responded to by this memory 3710726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.inst 2530 # Number of read requests responded to by this memory 3810726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.data 16923 # Number of read requests responded to by this memory 3910535Sandreas.hansson@arm.comsystem.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory 4010726Sandreas.hansson@arm.comsystem.physmem.num_reads::total 193435 # Number of read requests responded to by this memory 4110726Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 131104 # Number of write requests responded to by this memory 4210513SAli.Saidi@ARM.comsystem.physmem.num_writes::cpu0.data 4426 # Number of write requests responded to by this memory 4310409Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu1.data 10 # Number of write requests responded to by this memory 4410726Sandreas.hansson@arm.comsystem.physmem.num_writes::total 135540 # Number of write requests responded to by this memory 4510517SAli.Saidi@ARM.comsystem.physmem.bw_read::cpu0.dtb.walker 160 # Total read bandwidth from this memory (bytes/s) 4610513SAli.Saidi@ARM.comsystem.physmem.bw_read::cpu0.itb.walker 46 # Total read bandwidth from this memory (bytes/s) 4710726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.inst 398732 # Total read bandwidth from this memory (bytes/s) 4810726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.data 3368288 # Total read bandwidth from this memory (bytes/s) 4910513SAli.Saidi@ARM.comsystem.physmem.bw_read::cpu1.dtb.walker 46 # Total read bandwidth from this memory (bytes/s) 5010726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.inst 54237 # Total read bandwidth from this memory (bytes/s) 5110726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.data 385875 # Total read bandwidth from this memory (bytes/s) 5210535Sandreas.hansson@arm.comsystem.physmem.bw_read::realview.ide 343 # Total read bandwidth from this memory (bytes/s) 5310726Sandreas.hansson@arm.comsystem.physmem.bw_read::total 4207726 # Total read bandwidth from this memory (bytes/s) 5410726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu0.inst 398732 # Instruction read bandwidth from this memory (bytes/s) 5510726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu1.inst 54237 # Instruction read bandwidth from this memory (bytes/s) 5610726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 452969 # Instruction read bandwidth from this memory (bytes/s) 5710726Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 2993568 # Write bandwidth from this memory (bytes/s) 5810513SAli.Saidi@ARM.comsystem.physmem.bw_write::cpu0.data 6316 # Write bandwidth from this memory (bytes/s) 5910513SAli.Saidi@ARM.comsystem.physmem.bw_write::cpu1.data 14 # Write bandwidth from this memory (bytes/s) 6010726Sandreas.hansson@arm.comsystem.physmem.bw_write::total 2999899 # Write bandwidth from this memory (bytes/s) 6110726Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 2993568 # Total bandwidth to/from this memory (bytes/s) 6210517SAli.Saidi@ARM.comsystem.physmem.bw_total::cpu0.dtb.walker 160 # Total bandwidth to/from this memory (bytes/s) 6310513SAli.Saidi@ARM.comsystem.physmem.bw_total::cpu0.itb.walker 46 # Total bandwidth to/from this memory (bytes/s) 6410726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.inst 398732 # Total bandwidth to/from this memory (bytes/s) 6510726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.data 3374604 # Total bandwidth to/from this memory (bytes/s) 6610513SAli.Saidi@ARM.comsystem.physmem.bw_total::cpu1.dtb.walker 46 # Total bandwidth to/from this memory (bytes/s) 6710726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.inst 54237 # Total bandwidth to/from this memory (bytes/s) 6810726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.data 385890 # Total bandwidth to/from this memory (bytes/s) 6910585Sandreas.hansson@arm.comsystem.physmem.bw_total::realview.ide 343 # Total bandwidth to/from this memory (bytes/s) 7010726Sandreas.hansson@arm.comsystem.physmem.bw_total::total 7207624 # Total bandwidth to/from this memory (bytes/s) 7110517SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory 7210517SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::cpu1.inst 48 # Number of bytes read from this memory 7310517SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::total 68 # Number of bytes read from this memory 7410517SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory 7510517SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 48 # Number of instructions bytes read from this memory 7610517SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::total 68 # Number of instructions bytes read from this memory 7710517SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory 7810517SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::cpu1.inst 12 # Number of read requests responded to by this memory 7910517SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::total 17 # Number of read requests responded to by this memory 8010517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu0.inst 7 # Total read bandwidth from this memory (bytes/s) 8110517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu1.inst 17 # Total read bandwidth from this memory (bytes/s) 8210517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::total 24 # Total read bandwidth from this memory (bytes/s) 8310517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 7 # Instruction read bandwidth from this memory (bytes/s) 8410517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 17 # Instruction read bandwidth from this memory (bytes/s) 8510517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::total 24 # Instruction read bandwidth from this memory (bytes/s) 8610517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu0.inst 7 # Total bandwidth to/from this memory (bytes/s) 8710517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu1.inst 17 # Total bandwidth to/from this memory (bytes/s) 8810517SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::total 24 # Total bandwidth to/from this memory (bytes/s) 898844SAli.Saidi@ARM.comsystem.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 9010513SAli.Saidi@ARM.comsystem.cf0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 9110513SAli.Saidi@ARM.comsystem.cf0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 9210513SAli.Saidi@ARM.comsystem.cf0.dma_write_full_pages 540 # Number of full page size DMA writes. 9310513SAli.Saidi@ARM.comsystem.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes. 9410513SAli.Saidi@ARM.comsystem.cf0.dma_write_txs 631 # Number of DMA write transactions. 9510535Sandreas.hansson@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 9610628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 9710628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 9810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 9910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 10010628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 10110628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 10210628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 10310628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 10410535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 10510535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 10610535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 10710535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 10810535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 10910535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 11010535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 11110535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 11210535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 11310535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 11410535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 11510535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 11610535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 11710535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 11810535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 11910535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 12010535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 12110535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 12210535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 12310535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 12410535Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 12510628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walks 7967 # Table walker walks requested 12610628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksShort 7967 # Table walker walks initiated with short descriptors 12710628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::samples 7967 # Table walker wait (enqueue to first request) latency 12810628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::0 7967 100.00% 100.00% # Table walker wait (enqueue to first request) latency 12910628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::total 7967 # Table walker wait (enqueue to first request) latency 13010628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::samples 6705500 # Table walker pending requests distribution 13110628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::0 6705500 100.00% 100.00% # Table walker pending requests distribution 13210628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::total 6705500 # Table walker pending requests distribution 13310628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::4K 5082 77.32% 77.32% # Table walker page sizes translated 13410628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::1M 1491 22.68% 100.00% # Table walker page sizes translated 13510628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::total 6573 # Table walker page sizes translated 13610628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 7967 # Table walker requests started/completed, data/inst 13710628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 13810628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 7967 # Table walker requests started/completed, data/inst 13910628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 6573 # Table walker requests started/completed, data/inst 14010628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 14110628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 6573 # Table walker requests started/completed, data/inst 14210628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 14540 # Table walker requests started/completed, data/inst 14310535Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 14410535Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 14510726Sandreas.hansson@arm.comsystem.cpu0.dtb.read_hits 20339720 # DTB read hits 14610585Sandreas.hansson@arm.comsystem.cpu0.dtb.read_misses 6874 # DTB read misses 14710726Sandreas.hansson@arm.comsystem.cpu0.dtb.write_hits 16391078 # DTB write hits 14810535Sandreas.hansson@arm.comsystem.cpu0.dtb.write_misses 1093 # DTB write misses 14910535Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb 66 # Number of times complete TLB was flushed 15010535Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 15110535Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 15210535Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 15310535Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_entries 3499 # Number of entries that have been flushed from TLB 15410535Sandreas.hansson@arm.comsystem.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 15510535Sandreas.hansson@arm.comsystem.cpu0.dtb.prefetch_faults 1788 # Number of TLB faults due to prefetch 15610535Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 15710535Sandreas.hansson@arm.comsystem.cpu0.dtb.perms_faults 282 # Number of TLB faults due to permissions restrictions 15810726Sandreas.hansson@arm.comsystem.cpu0.dtb.read_accesses 20346594 # DTB read accesses 15910726Sandreas.hansson@arm.comsystem.cpu0.dtb.write_accesses 16392171 # DTB write accesses 16010535Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 16110726Sandreas.hansson@arm.comsystem.cpu0.dtb.hits 36730798 # DTB hits 16210585Sandreas.hansson@arm.comsystem.cpu0.dtb.misses 7967 # DTB misses 16310726Sandreas.hansson@arm.comsystem.cpu0.dtb.accesses 36738765 # DTB accesses 16410628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 16510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 16610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 16710628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 16810628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 16910628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 17010628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 17110628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 17210535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 17310535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 17410535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 17510535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 17610535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 17710535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 17810535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 17910535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 18010535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 18110535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 18210535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 18310535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 18410535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 18510535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 18610535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 18710535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 18810535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 18910535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 19010535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 19110535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 19210535Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 19310628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walks 3358 # Table walker walks requested 19410628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksShort 3358 # Table walker walks initiated with short descriptors 19510628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::samples 3358 # Table walker wait (enqueue to first request) latency 19610628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::0 3358 100.00% 100.00% # Table walker wait (enqueue to first request) latency 19710628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::total 3358 # Table walker wait (enqueue to first request) latency 19810628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::samples 6702500 # Table walker pending requests distribution 19910628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::0 6702500 100.00% 100.00% # Table walker pending requests distribution 20010628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::total 6702500 # Table walker pending requests distribution 20110628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::4K 2040 87.11% 87.11% # Table walker page sizes translated 20210628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::1M 302 12.89% 100.00% # Table walker page sizes translated 20310628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::total 2342 # Table walker page sizes translated 20410628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 20510628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 3358 # Table walker requests started/completed, data/inst 20610628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 3358 # Table walker requests started/completed, data/inst 20710628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 20810628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 2342 # Table walker requests started/completed, data/inst 20910628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 2342 # Table walker requests started/completed, data/inst 21010628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin::total 5700 # Table walker requests started/completed, data/inst 21110726Sandreas.hansson@arm.comsystem.cpu0.itb.inst_hits 97439331 # ITB inst hits 21210535Sandreas.hansson@arm.comsystem.cpu0.itb.inst_misses 3358 # ITB inst misses 21310535Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 21410535Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 21510535Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 21610535Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 21710535Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb 66 # Number of times complete TLB was flushed 21810535Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 21910535Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 22010535Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 22110535Sandreas.hansson@arm.comsystem.cpu0.itb.flush_entries 2160 # Number of entries that have been flushed from TLB 22210535Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 22310535Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 22410535Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 22510535Sandreas.hansson@arm.comsystem.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 22610535Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 22710535Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 22810726Sandreas.hansson@arm.comsystem.cpu0.itb.inst_accesses 97442689 # ITB inst accesses 22910726Sandreas.hansson@arm.comsystem.cpu0.itb.hits 97439331 # DTB hits 23010535Sandreas.hansson@arm.comsystem.cpu0.itb.misses 3358 # DTB misses 23110726Sandreas.hansson@arm.comsystem.cpu0.itb.accesses 97442689 # DTB accesses 23210726Sandreas.hansson@arm.comsystem.cpu0.numCycles 5605791368 # number of cpu cycles simulated 23310535Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 23410535Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 23510726Sandreas.hansson@arm.comsystem.cpu0.committedInsts 95426926 # Number of instructions committed 23610726Sandreas.hansson@arm.comsystem.cpu0.committedOps 115560427 # Number of ops (including micro ops) committed 23710726Sandreas.hansson@arm.comsystem.cpu0.num_int_alu_accesses 100762696 # Number of integer alu accesses 23810535Sandreas.hansson@arm.comsystem.cpu0.num_fp_alu_accesses 9755 # Number of float alu accesses 23910726Sandreas.hansson@arm.comsystem.cpu0.num_func_calls 8000180 # number of times a function call or return occured 24010726Sandreas.hansson@arm.comsystem.cpu0.num_conditional_control_insts 13204202 # number of instructions that are conditional controls 24110726Sandreas.hansson@arm.comsystem.cpu0.num_int_insts 100762696 # number of integer instructions 24210535Sandreas.hansson@arm.comsystem.cpu0.num_fp_insts 9755 # number of float instructions 24310726Sandreas.hansson@arm.comsystem.cpu0.num_int_register_reads 182457229 # number of times the integer registers were read 24410726Sandreas.hansson@arm.comsystem.cpu0.num_int_register_writes 69135541 # number of times the integer registers were written 24510535Sandreas.hansson@arm.comsystem.cpu0.num_fp_register_reads 7495 # number of times the floating registers were read 24610535Sandreas.hansson@arm.comsystem.cpu0.num_fp_register_writes 2264 # number of times the floating registers were written 24710726Sandreas.hansson@arm.comsystem.cpu0.num_cc_register_reads 349971383 # number of times the CC registers were read 24810726Sandreas.hansson@arm.comsystem.cpu0.num_cc_register_writes 44907438 # number of times the CC registers were written 24910726Sandreas.hansson@arm.comsystem.cpu0.num_mem_refs 37873810 # number of memory refs 25010726Sandreas.hansson@arm.comsystem.cpu0.num_load_insts 20597310 # Number of load instructions 25110726Sandreas.hansson@arm.comsystem.cpu0.num_store_insts 17276500 # Number of store instructions 25210726Sandreas.hansson@arm.comsystem.cpu0.num_idle_cycles 5488206876.247207 # Number of idle cycles 25310726Sandreas.hansson@arm.comsystem.cpu0.num_busy_cycles 117584491.752793 # Number of busy cycles 25410535Sandreas.hansson@arm.comsystem.cpu0.not_idle_fraction 0.020976 # Percentage of non-idle cycles 25510535Sandreas.hansson@arm.comsystem.cpu0.idle_fraction 0.979024 # Percentage of idle cycles 25610726Sandreas.hansson@arm.comsystem.cpu0.Branches 21941499 # Number of branches fetched 25710535Sandreas.hansson@arm.comsystem.cpu0.op_class::No_OpClass 2273 0.00% 0.00% # Class of executed instruction 25810726Sandreas.hansson@arm.comsystem.cpu0.op_class::IntAlu 78887256 67.49% 67.49% # Class of executed instruction 25910585Sandreas.hansson@arm.comsystem.cpu0.op_class::IntMult 110639 0.09% 67.59% # Class of executed instruction 26010535Sandreas.hansson@arm.comsystem.cpu0.op_class::IntDiv 0 0.00% 67.59% # Class of executed instruction 26110535Sandreas.hansson@arm.comsystem.cpu0.op_class::FloatAdd 0 0.00% 67.59% # Class of executed instruction 26210535Sandreas.hansson@arm.comsystem.cpu0.op_class::FloatCmp 0 0.00% 67.59% # Class of executed instruction 26310535Sandreas.hansson@arm.comsystem.cpu0.op_class::FloatCvt 0 0.00% 67.59% # Class of executed instruction 26410535Sandreas.hansson@arm.comsystem.cpu0.op_class::FloatMult 0 0.00% 67.59% # Class of executed instruction 26510535Sandreas.hansson@arm.comsystem.cpu0.op_class::FloatDiv 0 0.00% 67.59% # Class of executed instruction 26610535Sandreas.hansson@arm.comsystem.cpu0.op_class::FloatSqrt 0 0.00% 67.59% # Class of executed instruction 26710535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdAdd 0 0.00% 67.59% # Class of executed instruction 26810535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdAddAcc 0 0.00% 67.59% # Class of executed instruction 26910535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdAlu 0 0.00% 67.59% # Class of executed instruction 27010535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdCmp 0 0.00% 67.59% # Class of executed instruction 27110535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdCvt 0 0.00% 67.59% # Class of executed instruction 27210535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdMisc 0 0.00% 67.59% # Class of executed instruction 27310535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdMult 0 0.00% 67.59% # Class of executed instruction 27410535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdMultAcc 0 0.00% 67.59% # Class of executed instruction 27510535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdShift 0 0.00% 67.59% # Class of executed instruction 27610535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdShiftAcc 0 0.00% 67.59% # Class of executed instruction 27710535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdSqrt 0 0.00% 67.59% # Class of executed instruction 27810535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatAdd 0 0.00% 67.59% # Class of executed instruction 27910535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatAlu 0 0.00% 67.59% # Class of executed instruction 28010535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatCmp 0 0.00% 67.59% # Class of executed instruction 28110535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatCvt 0 0.00% 67.59% # Class of executed instruction 28210535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatDiv 0 0.00% 67.59% # Class of executed instruction 28310535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatMisc 8087 0.01% 67.60% # Class of executed instruction 28410535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatMult 0 0.00% 67.60% # Class of executed instruction 28510535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatMultAcc 0 0.00% 67.60% # Class of executed instruction 28610535Sandreas.hansson@arm.comsystem.cpu0.op_class::SimdFloatSqrt 0 0.00% 67.60% # Class of executed instruction 28710726Sandreas.hansson@arm.comsystem.cpu0.op_class::MemRead 20597310 17.62% 85.22% # Class of executed instruction 28810726Sandreas.hansson@arm.comsystem.cpu0.op_class::MemWrite 17276500 14.78% 100.00% # Class of executed instruction 28910535Sandreas.hansson@arm.comsystem.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 29010535Sandreas.hansson@arm.comsystem.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 29110726Sandreas.hansson@arm.comsystem.cpu0.op_class::total 116882065 # Class of executed instruction 29210535Sandreas.hansson@arm.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 29310585Sandreas.hansson@arm.comsystem.cpu0.kern.inst.quiesce 1968 # number of quiesce instructions executed 29410726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.replacements 693477 # number of replacements 29510726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tagsinuse 494.853657 # Cycle average of tags in use 29610726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.total_refs 35932369 # Total number of references to valid blocks. 29710726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.sampled_refs 693989 # Sample count of references to valid blocks. 29810726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.avg_refs 51.776569 # Average number of references to valid blocks. 29910535Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.warmup_cycle 23661500 # Cycle when the warmup percentage was hit. 30010726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 494.853657 # Average occupied blocks per requestor 30110535Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.966511 # Average percentage of cache occupancy 30210535Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::total 0.966511 # Average percentage of cache occupancy 30310535Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 30410535Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 277 # Occupied blocks per task id 30510535Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 205 # Occupied blocks per task id 30610535Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 30 # Occupied blocks per task id 30710535Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 30810726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tag_accesses 74113775 # Number of tag accesses 30910726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.data_accesses 74113775 # Number of data accesses 31010726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 19108539 # number of ReadReq hits 31110726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::total 19108539 # number of ReadReq hits 31210726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 15690376 # number of WriteReq hits 31310726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::total 15690376 # number of WriteReq hits 31410585Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 346093 # number of SoftPFReq hits 31510585Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_hits::total 346093 # number of SoftPFReq hits 31610585Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 379629 # number of LoadLockedReq hits 31710585Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 379629 # number of LoadLockedReq hits 31810726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 363049 # number of StoreCondReq hits 31910726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 363049 # number of StoreCondReq hits 32010726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 34798915 # number of demand (read+write) hits 32110726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::total 34798915 # number of demand (read+write) hits 32210726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 35145008 # number of overall hits 32310726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::total 35145008 # number of overall hits 32410726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 373099 # number of ReadReq misses 32510726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::total 373099 # number of ReadReq misses 32610726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 295764 # number of WriteReq misses 32710726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::total 295764 # number of WriteReq misses 32810585Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 100321 # number of SoftPFReq misses 32910585Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_misses::total 100321 # number of SoftPFReq misses 33010585Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6742 # number of LoadLockedReq misses 33110585Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 6742 # number of LoadLockedReq misses 33210726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 18436 # number of StoreCondReq misses 33310726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 18436 # number of StoreCondReq misses 33410585Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 668863 # number of demand (read+write) misses 33510585Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::total 668863 # number of demand (read+write) misses 33610585Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 769184 # number of overall misses 33710585Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::total 769184 # number of overall misses 33810726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 19481638 # number of ReadReq accesses(hits+misses) 33910726Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 19481638 # number of ReadReq accesses(hits+misses) 34010726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 15986140 # number of WriteReq accesses(hits+misses) 34110726Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 15986140 # number of WriteReq accesses(hits+misses) 34210585Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 446414 # number of SoftPFReq accesses(hits+misses) 34310585Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::total 446414 # number of SoftPFReq accesses(hits+misses) 34410585Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 386371 # number of LoadLockedReq accesses(hits+misses) 34510585Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 386371 # number of LoadLockedReq accesses(hits+misses) 34610585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 381485 # number of StoreCondReq accesses(hits+misses) 34710585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 381485 # number of StoreCondReq accesses(hits+misses) 34810726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 35467778 # number of demand (read+write) accesses 34910726Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::total 35467778 # number of demand (read+write) accesses 35010726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 35914192 # number of overall (read+write) accesses 35110726Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::total 35914192 # number of overall (read+write) accesses 35210535Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.019151 # miss rate for ReadReq accesses 35310535Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.019151 # miss rate for ReadReq accesses 35410535Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.018501 # miss rate for WriteReq accesses 35510535Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.018501 # miss rate for WriteReq accesses 35610585Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.224726 # miss rate for SoftPFReq accesses 35710585Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.224726 # miss rate for SoftPFReq accesses 35810585Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.017450 # miss rate for LoadLockedReq accesses 35910585Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.017450 # miss rate for LoadLockedReq accesses 36010726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.048327 # miss rate for StoreCondReq accesses 36110726Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.048327 # miss rate for StoreCondReq accesses 36210535Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.018858 # miss rate for demand accesses 36310535Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.018858 # miss rate for demand accesses 36410535Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.021417 # miss rate for overall accesses 36510535Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.021417 # miss rate for overall accesses 36610535Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 36710535Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 36810535Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 36910535Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 37010535Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 37110535Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 37210535Sandreas.hansson@arm.comsystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 37310535Sandreas.hansson@arm.comsystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 37410726Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::writebacks 511896 # number of writebacks 37510726Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::total 511896 # number of writebacks 37610535Sandreas.hansson@arm.comsystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 37710726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.replacements 1109735 # number of replacements 37810585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tagsinuse 511.809992 # Cycle average of tags in use 37910726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.total_refs 96331417 # Total number of references to valid blocks. 38010726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.sampled_refs 1110247 # Sample count of references to valid blocks. 38110726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.avg_refs 86.765753 # Average number of references to valid blocks. 38210535Sandreas.hansson@arm.comsystem.cpu0.icache.tags.warmup_cycle 6345717000 # Cycle when the warmup percentage was hit. 38310585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.809992 # Average occupied blocks per requestor 38410535Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999629 # Average percentage of cache occupancy 38510535Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999629 # Average percentage of cache occupancy 38610535Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 38710535Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 212 # Occupied blocks per task id 38810535Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 90 # Occupied blocks per task id 38910535Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::2 210 # Occupied blocks per task id 39010535Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 39110726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tag_accesses 195993602 # Number of tag accesses 39210726Sandreas.hansson@arm.comsystem.cpu0.icache.tags.data_accesses 195993602 # Number of data accesses 39310726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 96331417 # number of ReadReq hits 39410726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::total 96331417 # number of ReadReq hits 39510726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 96331417 # number of demand (read+write) hits 39610726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::total 96331417 # number of demand (read+write) hits 39710726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 96331417 # number of overall hits 39810726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::total 96331417 # number of overall hits 39910726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 1110256 # number of ReadReq misses 40010726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::total 1110256 # number of ReadReq misses 40110726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 1110256 # number of demand (read+write) misses 40210726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::total 1110256 # number of demand (read+write) misses 40310726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 1110256 # number of overall misses 40410726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::total 1110256 # number of overall misses 40510726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 97441673 # number of ReadReq accesses(hits+misses) 40610726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::total 97441673 # number of ReadReq accesses(hits+misses) 40710726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 97441673 # number of demand (read+write) accesses 40810726Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::total 97441673 # number of demand (read+write) accesses 40910726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 97441673 # number of overall (read+write) accesses 41010726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::total 97441673 # number of overall (read+write) accesses 41110585Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.011394 # miss rate for ReadReq accesses 41210585Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.011394 # miss rate for ReadReq accesses 41310585Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.011394 # miss rate for demand accesses 41410585Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.011394 # miss rate for demand accesses 41510585Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.011394 # miss rate for overall accesses 41610585Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.011394 # miss rate for overall accesses 41710535Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 41810535Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 41910535Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 42010535Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 42110535Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 42210535Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 42310535Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 42410535Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 42510535Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 42610628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 0 # number of hwpf issued 42710628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfIdentified 0 # number of prefetch candidates identified 42810628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 0 # number of redundant prefetches already in prefetch queue 42910628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 43010628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 43110628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 0 # number of prefetches not generated due to page crossing 43210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.replacements 252330 # number of replacements 43310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tagsinuse 16129.294754 # Cycle average of tags in use 43410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.total_refs 1810154 # Total number of references to valid blocks. 43510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.sampled_refs 268529 # Sample count of references to valid blocks. 43610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.avg_refs 6.741000 # Average number of references to valid blocks. 43710535Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 1814550500 # Cycle when the warmup percentage was hit. 43810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 8067.926153 # Average occupied blocks per requestor 43910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 3.192846 # Average occupied blocks per requestor 44010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 0.094111 # Average occupied blocks per requestor 44110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.inst 4748.670375 # Average occupied blocks per requestor 44210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.data 3309.411269 # Average occupied blocks per requestor 44310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.492427 # Average percentage of cache occupancy 44410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.000195 # Average percentage of cache occupancy 44510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.000006 # Average percentage of cache occupancy 44610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.289836 # Average percentage of cache occupancy 44710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.data 0.201990 # Average percentage of cache occupancy 44810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::total 0.984454 # Average percentage of cache occupancy 44910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 7 # Occupied blocks per task id 45010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 16192 # Occupied blocks per task id 45110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 1 # Occupied blocks per task id 45210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 4 # Occupied blocks per task id 45310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 2 # Occupied blocks per task id 45410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 82 # Occupied blocks per task id 45510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 282 # Occupied blocks per task id 45610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 5555 # Occupied blocks per task id 45710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7641 # Occupied blocks per task id 45810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 2632 # Occupied blocks per task id 45910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.000427 # Percentage of cache occupancy per task id 46010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.988281 # Percentage of cache occupancy per task id 46110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tag_accesses 39452382 # Number of tag accesses 46210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.data_accesses 39452382 # Number of data accesses 46310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 7540 # number of ReadReq hits 46410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 3225 # number of ReadReq hits 46510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.inst 1065497 # number of ReadReq hits 46610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.data 351995 # number of ReadReq hits 46710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::total 1428257 # number of ReadReq hits 46810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_hits::writebacks 511896 # number of Writeback hits 46910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_hits::total 511896 # number of Writeback hits 47010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 17 # number of UpgradeReq hits 47110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::total 17 # number of UpgradeReq hits 47210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 94089 # number of ReadExReq hits 47310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::total 94089 # number of ReadExReq hits 47410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 7540 # number of demand (read+write) hits 47510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 3225 # number of demand (read+write) hits 47610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 1065497 # number of demand (read+write) hits 47710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.data 446084 # number of demand (read+write) hits 47810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::total 1522346 # number of demand (read+write) hits 47910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 7540 # number of overall hits 48010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 3225 # number of overall hits 48110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 1065497 # number of overall hits 48210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.data 446084 # number of overall hits 48310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::total 1522346 # number of overall hits 48410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 210 # number of ReadReq misses 48510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 124 # number of ReadReq misses 48610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.inst 44759 # number of ReadReq misses 48710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.data 128167 # number of ReadReq misses 48810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::total 173260 # number of ReadReq misses 48910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 26230 # number of UpgradeReq misses 49010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::total 26230 # number of UpgradeReq misses 49110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 18436 # number of SCUpgradeReq misses 49210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 18436 # number of SCUpgradeReq misses 49310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 175428 # number of ReadExReq misses 49410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::total 175428 # number of ReadExReq misses 49510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 210 # number of demand (read+write) misses 49610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 124 # number of demand (read+write) misses 49710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 44759 # number of demand (read+write) misses 49810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.data 303595 # number of demand (read+write) misses 49910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::total 348688 # number of demand (read+write) misses 50010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 210 # number of overall misses 50110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 124 # number of overall misses 50210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 44759 # number of overall misses 50310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.data 303595 # number of overall misses 50410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::total 348688 # number of overall misses 50510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 7750 # number of ReadReq accesses(hits+misses) 50610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 3349 # number of ReadReq accesses(hits+misses) 50710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.inst 1110256 # number of ReadReq accesses(hits+misses) 50810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.data 480162 # number of ReadReq accesses(hits+misses) 50910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::total 1601517 # number of ReadReq accesses(hits+misses) 51010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_accesses::writebacks 511896 # number of Writeback accesses(hits+misses) 51110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_accesses::total 511896 # number of Writeback accesses(hits+misses) 51210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 26247 # number of UpgradeReq accesses(hits+misses) 51310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 26247 # number of UpgradeReq accesses(hits+misses) 51410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 18436 # number of SCUpgradeReq accesses(hits+misses) 51510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 18436 # number of SCUpgradeReq accesses(hits+misses) 51610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 269517 # number of ReadExReq accesses(hits+misses) 51710585Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::total 269517 # number of ReadExReq accesses(hits+misses) 51810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 7750 # number of demand (read+write) accesses 51910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 3349 # number of demand (read+write) accesses 52010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 1110256 # number of demand (read+write) accesses 52110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 749679 # number of demand (read+write) accesses 52210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::total 1871034 # number of demand (read+write) accesses 52310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 7750 # number of overall (read+write) accesses 52410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 3349 # number of overall (read+write) accesses 52510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 1110256 # number of overall (read+write) accesses 52610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 749679 # number of overall (read+write) accesses 52710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::total 1871034 # number of overall (read+write) accesses 52810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.027097 # miss rate for ReadReq accesses 52910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.037026 # miss rate for ReadReq accesses 53010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.040314 # miss rate for ReadReq accesses 53110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.266924 # miss rate for ReadReq accesses 53210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.108185 # miss rate for ReadReq accesses 53310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.999352 # miss rate for UpgradeReq accesses 53410585Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.999352 # miss rate for UpgradeReq accesses 53510535Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses 53610535Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 53710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.650898 # miss rate for ReadExReq accesses 53810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.650898 # miss rate for ReadExReq accesses 53910726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.027097 # miss rate for demand accesses 54010726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.037026 # miss rate for demand accesses 54110726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.040314 # miss rate for demand accesses 54210726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.404967 # miss rate for demand accesses 54310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::total 0.186361 # miss rate for demand accesses 54410726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.027097 # miss rate for overall accesses 54510726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.037026 # miss rate for overall accesses 54610726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.040314 # miss rate for overall accesses 54710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.404967 # miss rate for overall accesses 54810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::total 0.186361 # miss rate for overall accesses 54910535Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 55010535Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 55110535Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 55210535Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 55310535Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 55410535Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 55510535Sandreas.hansson@arm.comsystem.cpu0.l2cache.fast_writes 0 # number of fast writes performed 55610535Sandreas.hansson@arm.comsystem.cpu0.l2cache.cache_copies 0 # number of cache copies performed 55710726Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::writebacks 192974 # number of writebacks 55810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::total 192974 # number of writebacks 55910535Sandreas.hansson@arm.comsystem.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 56010726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 1651840 # Transaction distribution 56110726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 1651840 # Transaction distribution 56210726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 28386 # Transaction distribution 56310726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 28386 # Transaction distribution 56410726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::Writeback 511896 # Transaction distribution 56510726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 26247 # Transaction distribution 56610726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 18436 # Transaction distribution 56710726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 44683 # Transaction distribution 56810585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 269517 # Transaction distribution 56910585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 269517 # Transaction distribution 57010726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 2238556 # Packet count per connected master and slave (bytes) 57110726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 2220556 # Packet count per connected master and slave (bytes) 57210535Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 12828 # Packet count per connected master and slave (bytes) 57310585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 28808 # Packet count per connected master and slave (bytes) 57410726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count::total 4500748 # Packet count per connected master and slave (bytes) 57510726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 71092472 # Cumulative packet size per connected master and slave (bytes) 57610726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 80931536 # Cumulative packet size per connected master and slave (bytes) 57710535Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 25656 # Cumulative packet size per connected master and slave (bytes) 57810585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 57616 # Cumulative packet size per connected master and slave (bytes) 57910726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size::total 152107280 # Cumulative packet size per connected master and slave (bytes) 58010726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoops 322019 # Total snoops (count) 58110726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::samples 2656743 # Request fanout histogram 58210726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::mean 3.082586 # Request fanout histogram 58310726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.275256 # Request fanout histogram 58410535Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 58510535Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 58610535Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 58710535Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 58810726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::3 2437332 91.74% 91.74% # Request fanout histogram 58910726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::4 219411 8.26% 100.00% # Request fanout histogram 59010535Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 59110726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram 59210726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram 59310726Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::total 2656743 # Request fanout histogram 59410628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 59510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 59610628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 59710628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 59810628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 59910628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 60010628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 60110628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 60210535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 60310535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 60410535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 60510535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 60610535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 60710535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 60810535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 60910535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 61010535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 61110535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 61210535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 61310535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 61410535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 61510535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 61610535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 61710535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 61810535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 61910535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 62010535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 62110535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 62210535Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 62310628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walks 3358 # Table walker walks requested 62410628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksShort 3358 # Table walker walks initiated with short descriptors 62510628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::samples 3358 # Table walker wait (enqueue to first request) latency 62610628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::0 3358 100.00% 100.00% # Table walker wait (enqueue to first request) latency 62710628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::total 3358 # Table walker wait (enqueue to first request) latency 62810628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::samples -1804206736 # Table walker pending requests distribution 62910628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::0 -1804206736 100.00% 100.00% # Table walker pending requests distribution 63010628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::total -1804206736 # Table walker pending requests distribution 63110628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::4K 1919 74.15% 74.15% # Table walker page sizes translated 63210628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::1M 669 25.85% 100.00% # Table walker page sizes translated 63310628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::total 2588 # Table walker page sizes translated 63410628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 3358 # Table walker requests started/completed, data/inst 63510628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 63610628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 3358 # Table walker requests started/completed, data/inst 63710628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 2588 # Table walker requests started/completed, data/inst 63810628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 63910628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 2588 # Table walker requests started/completed, data/inst 64010628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 5946 # Table walker requests started/completed, data/inst 64110535Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 64210535Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 64310726Sandreas.hansson@arm.comsystem.cpu1.dtb.read_hits 12173916 # DTB read hits 64410585Sandreas.hansson@arm.comsystem.cpu1.dtb.read_misses 2852 # DTB read misses 64510726Sandreas.hansson@arm.comsystem.cpu1.dtb.write_hits 7587209 # DTB write hits 64610535Sandreas.hansson@arm.comsystem.cpu1.dtb.write_misses 506 # DTB write misses 64710535Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb 66 # Number of times complete TLB was flushed 64810535Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 64910535Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 65010535Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 65110535Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_entries 2013 # Number of entries that have been flushed from TLB 65210535Sandreas.hansson@arm.comsystem.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 65310535Sandreas.hansson@arm.comsystem.cpu1.dtb.prefetch_faults 290 # Number of TLB faults due to prefetch 65410535Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 65510535Sandreas.hansson@arm.comsystem.cpu1.dtb.perms_faults 163 # Number of TLB faults due to permissions restrictions 65610726Sandreas.hansson@arm.comsystem.cpu1.dtb.read_accesses 12176768 # DTB read accesses 65710726Sandreas.hansson@arm.comsystem.cpu1.dtb.write_accesses 7587715 # DTB write accesses 65810535Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 65910726Sandreas.hansson@arm.comsystem.cpu1.dtb.hits 19761125 # DTB hits 66010585Sandreas.hansson@arm.comsystem.cpu1.dtb.misses 3358 # DTB misses 66110726Sandreas.hansson@arm.comsystem.cpu1.dtb.accesses 19764483 # DTB accesses 66210628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 66310628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 66410628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 66510628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 66610628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 66710628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 66810628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 66910628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 67010535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 67110535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 67210535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 67310535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 67410535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 67510535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 67610535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 67710535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 67810535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 67910535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 68010535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 68110535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 68210535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 68310535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 68410535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 68510535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 68610535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 68710535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 68810535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 68910535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 69010535Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 69110628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walks 1734 # Table walker walks requested 69210628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksShort 1734 # Table walker walks initiated with short descriptors 69310628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::samples 1734 # Table walker wait (enqueue to first request) latency 69410628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::0 1734 100.00% 100.00% # Table walker wait (enqueue to first request) latency 69510628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::total 1734 # Table walker wait (enqueue to first request) latency 69610628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::samples -1804209236 # Table walker pending requests distribution 69710628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::0 -1804209236 100.00% 100.00% # Table walker pending requests distribution 69810628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::total -1804209236 # Table walker pending requests distribution 69910628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::4K 935 85.39% 85.39% # Table walker page sizes translated 70010628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::1M 160 14.61% 100.00% # Table walker page sizes translated 70110628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::total 1095 # Table walker page sizes translated 70210628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 70310628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 1734 # Table walker requests started/completed, data/inst 70410628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 1734 # Table walker requests started/completed, data/inst 70510628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 70610628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 1095 # Table walker requests started/completed, data/inst 70710628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 1095 # Table walker requests started/completed, data/inst 70810628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin::total 2829 # Table walker requests started/completed, data/inst 70910726Sandreas.hansson@arm.comsystem.cpu1.itb.inst_hits 53671575 # ITB inst hits 71010535Sandreas.hansson@arm.comsystem.cpu1.itb.inst_misses 1734 # ITB inst misses 71110535Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 71210535Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 71310535Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 71410535Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 71510535Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb 66 # Number of times complete TLB was flushed 71610535Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA 71710535Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 71810535Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 71910535Sandreas.hansson@arm.comsystem.cpu1.itb.flush_entries 1136 # Number of entries that have been flushed from TLB 72010535Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 72110535Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 72210535Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 72310535Sandreas.hansson@arm.comsystem.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 72410535Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 72510535Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 72610726Sandreas.hansson@arm.comsystem.cpu1.itb.inst_accesses 53673309 # ITB inst accesses 72710726Sandreas.hansson@arm.comsystem.cpu1.itb.hits 53671575 # DTB hits 72810535Sandreas.hansson@arm.comsystem.cpu1.itb.misses 1734 # DTB misses 72910726Sandreas.hansson@arm.comsystem.cpu1.itb.accesses 53673309 # DTB accesses 73010726Sandreas.hansson@arm.comsystem.cpu1.numCycles 5605320274 # number of cpu cycles simulated 73110535Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 73210535Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 73310726Sandreas.hansson@arm.comsystem.cpu1.committedInsts 51401314 # Number of instructions committed 73410726Sandreas.hansson@arm.comsystem.cpu1.committedOps 63347612 # Number of ops (including micro ops) committed 73510726Sandreas.hansson@arm.comsystem.cpu1.num_int_alu_accesses 56984241 # Number of integer alu accesses 73610535Sandreas.hansson@arm.comsystem.cpu1.num_fp_alu_accesses 1792 # Number of float alu accesses 73710726Sandreas.hansson@arm.comsystem.cpu1.num_func_calls 9170855 # number of times a function call or return occured 73810726Sandreas.hansson@arm.comsystem.cpu1.num_conditional_control_insts 5967100 # number of instructions that are conditional controls 73910726Sandreas.hansson@arm.comsystem.cpu1.num_int_insts 56984241 # number of integer instructions 74010535Sandreas.hansson@arm.comsystem.cpu1.num_fp_insts 1792 # number of float instructions 74110726Sandreas.hansson@arm.comsystem.cpu1.num_int_register_reads 110674739 # number of times the integer registers were read 74210726Sandreas.hansson@arm.comsystem.cpu1.num_int_register_writes 41298353 # number of times the integer registers were written 74310535Sandreas.hansson@arm.comsystem.cpu1.num_fp_register_reads 1276 # number of times the floating registers were read 74410535Sandreas.hansson@arm.comsystem.cpu1.num_fp_register_writes 516 # number of times the floating registers were written 74510726Sandreas.hansson@arm.comsystem.cpu1.num_cc_register_reads 196268655 # number of times the CC registers were read 74610726Sandreas.hansson@arm.comsystem.cpu1.num_cc_register_writes 18894365 # number of times the CC registers were written 74710726Sandreas.hansson@arm.comsystem.cpu1.num_mem_refs 20026381 # number of memory refs 74810726Sandreas.hansson@arm.comsystem.cpu1.num_load_insts 12289537 # Number of load instructions 74910726Sandreas.hansson@arm.comsystem.cpu1.num_store_insts 7736844 # Number of store instructions 75010726Sandreas.hansson@arm.comsystem.cpu1.num_idle_cycles 5539706759.565366 # Number of idle cycles 75110726Sandreas.hansson@arm.comsystem.cpu1.num_busy_cycles 65613514.434634 # Number of busy cycles 75210535Sandreas.hansson@arm.comsystem.cpu1.not_idle_fraction 0.011706 # Percentage of non-idle cycles 75310535Sandreas.hansson@arm.comsystem.cpu1.idle_fraction 0.988294 # Percentage of idle cycles 75410726Sandreas.hansson@arm.comsystem.cpu1.Branches 15217493 # Number of branches fetched 75510535Sandreas.hansson@arm.comsystem.cpu1.op_class::No_OpClass 66 0.00% 0.00% # Class of executed instruction 75610726Sandreas.hansson@arm.comsystem.cpu1.op_class::IntAlu 45401310 69.36% 69.36% # Class of executed instruction 75710585Sandreas.hansson@arm.comsystem.cpu1.op_class::IntMult 28388 0.04% 69.40% # Class of executed instruction 75810535Sandreas.hansson@arm.comsystem.cpu1.op_class::IntDiv 0 0.00% 69.40% # Class of executed instruction 75910535Sandreas.hansson@arm.comsystem.cpu1.op_class::FloatAdd 0 0.00% 69.40% # Class of executed instruction 76010535Sandreas.hansson@arm.comsystem.cpu1.op_class::FloatCmp 0 0.00% 69.40% # Class of executed instruction 76110535Sandreas.hansson@arm.comsystem.cpu1.op_class::FloatCvt 0 0.00% 69.40% # Class of executed instruction 76210535Sandreas.hansson@arm.comsystem.cpu1.op_class::FloatMult 0 0.00% 69.40% # Class of executed instruction 76310535Sandreas.hansson@arm.comsystem.cpu1.op_class::FloatDiv 0 0.00% 69.40% # Class of executed instruction 76410535Sandreas.hansson@arm.comsystem.cpu1.op_class::FloatSqrt 0 0.00% 69.40% # Class of executed instruction 76510535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdAdd 0 0.00% 69.40% # Class of executed instruction 76610535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdAddAcc 0 0.00% 69.40% # Class of executed instruction 76710535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdAlu 0 0.00% 69.40% # Class of executed instruction 76810535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdCmp 0 0.00% 69.40% # Class of executed instruction 76910535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdCvt 0 0.00% 69.40% # Class of executed instruction 77010535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdMisc 0 0.00% 69.40% # Class of executed instruction 77110535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdMult 0 0.00% 69.40% # Class of executed instruction 77210535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdMultAcc 0 0.00% 69.40% # Class of executed instruction 77310535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdShift 0 0.00% 69.40% # Class of executed instruction 77410535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdShiftAcc 0 0.00% 69.40% # Class of executed instruction 77510535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdSqrt 0 0.00% 69.40% # Class of executed instruction 77610535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatAdd 0 0.00% 69.40% # Class of executed instruction 77710535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatAlu 0 0.00% 69.40% # Class of executed instruction 77810535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatCmp 0 0.00% 69.40% # Class of executed instruction 77910535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatCvt 0 0.00% 69.40% # Class of executed instruction 78010535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatDiv 0 0.00% 69.40% # Class of executed instruction 78110535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatMisc 3319 0.01% 69.41% # Class of executed instruction 78210535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatMult 0 0.00% 69.41% # Class of executed instruction 78310535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.41% # Class of executed instruction 78410535Sandreas.hansson@arm.comsystem.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.41% # Class of executed instruction 78510726Sandreas.hansson@arm.comsystem.cpu1.op_class::MemRead 12289537 18.77% 88.18% # Class of executed instruction 78610726Sandreas.hansson@arm.comsystem.cpu1.op_class::MemWrite 7736844 11.82% 100.00% # Class of executed instruction 78710535Sandreas.hansson@arm.comsystem.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 78810535Sandreas.hansson@arm.comsystem.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 78910726Sandreas.hansson@arm.comsystem.cpu1.op_class::total 65459464 # Class of executed instruction 79010535Sandreas.hansson@arm.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 79110535Sandreas.hansson@arm.comsystem.cpu1.kern.inst.quiesce 2739 # number of quiesce instructions executed 79210585Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.replacements 191938 # number of replacements 79310726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tagsinuse 472.735415 # Cycle average of tags in use 79410726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.total_refs 19503509 # Total number of references to valid blocks. 79510585Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.sampled_refs 192292 # Sample count of references to valid blocks. 79610726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.avg_refs 101.426523 # Average number of references to valid blocks. 79710535Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.warmup_cycle 105851601500 # Cycle when the warmup percentage was hit. 79810726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 472.735415 # Average occupied blocks per requestor 79910585Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.923311 # Average percentage of cache occupancy 80010585Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::total 0.923311 # Average percentage of cache occupancy 80110535Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 354 # Occupied blocks per task id 80210535Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 341 # Occupied blocks per task id 80310535Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::3 13 # Occupied blocks per task id 80410535Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 0.691406 # Percentage of cache occupancy per task id 80510726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tag_accesses 39751979 # Number of tag accesses 80610726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.data_accesses 39751979 # Number of data accesses 80710726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 11858694 # number of ReadReq hits 80810726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::total 11858694 # number of ReadReq hits 80910726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 7397494 # number of WriteReq hits 81010726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::total 7397494 # number of WriteReq hits 81110585Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 50099 # number of SoftPFReq hits 81210585Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_hits::total 50099 # number of SoftPFReq hits 81310535Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 91447 # number of LoadLockedReq hits 81410535Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 91447 # number of LoadLockedReq hits 81510726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 72460 # number of StoreCondReq hits 81610726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 72460 # number of StoreCondReq hits 81710726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 19256188 # number of demand (read+write) hits 81810726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::total 19256188 # number of demand (read+write) hits 81910726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 19306287 # number of overall hits 82010726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::total 19306287 # number of overall hits 82110585Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 136630 # number of ReadReq misses 82210585Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::total 136630 # number of ReadReq misses 82310726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 92468 # number of WriteReq misses 82410726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::total 92468 # number of WriteReq misses 82510585Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 30719 # number of SoftPFReq misses 82610585Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_misses::total 30719 # number of SoftPFReq misses 82710535Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 5318 # number of LoadLockedReq misses 82810535Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 5318 # number of LoadLockedReq misses 82910726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 22519 # number of StoreCondReq misses 83010726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 22519 # number of StoreCondReq misses 83110726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 229098 # number of demand (read+write) misses 83210726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::total 229098 # number of demand (read+write) misses 83310726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 259817 # number of overall misses 83410726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::total 259817 # number of overall misses 83510726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 11995324 # number of ReadReq accesses(hits+misses) 83610726Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 11995324 # number of ReadReq accesses(hits+misses) 83710726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 7489962 # number of WriteReq accesses(hits+misses) 83810726Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 7489962 # number of WriteReq accesses(hits+misses) 83910535Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 80818 # number of SoftPFReq accesses(hits+misses) 84010535Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::total 80818 # number of SoftPFReq accesses(hits+misses) 84110535Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 96765 # number of LoadLockedReq accesses(hits+misses) 84210535Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 96765 # number of LoadLockedReq accesses(hits+misses) 84310535Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 94979 # number of StoreCondReq accesses(hits+misses) 84410535Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 94979 # number of StoreCondReq accesses(hits+misses) 84510726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 19485286 # number of demand (read+write) accesses 84610726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::total 19485286 # number of demand (read+write) accesses 84710726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 19566104 # number of overall (read+write) accesses 84810726Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::total 19566104 # number of overall (read+write) accesses 84910585Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.011390 # miss rate for ReadReq accesses 85010585Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.011390 # miss rate for ReadReq accesses 85110585Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.012346 # miss rate for WriteReq accesses 85210585Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.012346 # miss rate for WriteReq accesses 85310585Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.380101 # miss rate for SoftPFReq accesses 85410585Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.380101 # miss rate for SoftPFReq accesses 85510535Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.054958 # miss rate for LoadLockedReq accesses 85610535Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.054958 # miss rate for LoadLockedReq accesses 85710726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.237095 # miss rate for StoreCondReq accesses 85810726Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.237095 # miss rate for StoreCondReq accesses 85910726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.011757 # miss rate for demand accesses 86010726Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.011757 # miss rate for demand accesses 86110585Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.013279 # miss rate for overall accesses 86210585Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.013279 # miss rate for overall accesses 86310535Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 86410535Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 86510535Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 86610535Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 86710535Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 86810535Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 86910535Sandreas.hansson@arm.comsystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 87010535Sandreas.hansson@arm.comsystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 87110726Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::writebacks 120855 # number of writebacks 87210726Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::total 120855 # number of writebacks 87310535Sandreas.hansson@arm.comsystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 87410585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.replacements 523373 # number of replacements 87510726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tagsinuse 499.711129 # Cycle average of tags in use 87610726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.total_refs 53148780 # Total number of references to valid blocks. 87710585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.sampled_refs 523885 # Sample count of references to valid blocks. 87810726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.avg_refs 101.451235 # Average number of references to valid blocks. 87910535Sandreas.hansson@arm.comsystem.cpu1.icache.tags.warmup_cycle 76931404500 # Cycle when the warmup percentage was hit. 88010726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 499.711129 # Average occupied blocks per requestor 88110535Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.975998 # Average percentage of cache occupancy 88210535Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::total 0.975998 # Average percentage of cache occupancy 88310535Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 88410535Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 477 # Occupied blocks per task id 88510535Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::3 35 # Occupied blocks per task id 88610535Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 88710726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tag_accesses 107869215 # Number of tag accesses 88810726Sandreas.hansson@arm.comsystem.cpu1.icache.tags.data_accesses 107869215 # Number of data accesses 88910726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 53148780 # number of ReadReq hits 89010726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::total 53148780 # number of ReadReq hits 89110726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 53148780 # number of demand (read+write) hits 89210726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::total 53148780 # number of demand (read+write) hits 89310726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 53148780 # number of overall hits 89410726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::total 53148780 # number of overall hits 89510585Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 523885 # number of ReadReq misses 89610585Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::total 523885 # number of ReadReq misses 89710585Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 523885 # number of demand (read+write) misses 89810585Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::total 523885 # number of demand (read+write) misses 89910585Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 523885 # number of overall misses 90010585Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::total 523885 # number of overall misses 90110726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 53672665 # number of ReadReq accesses(hits+misses) 90210726Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::total 53672665 # number of ReadReq accesses(hits+misses) 90310726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 53672665 # number of demand (read+write) accesses 90410726Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::total 53672665 # number of demand (read+write) accesses 90510726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 53672665 # number of overall (read+write) accesses 90610726Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::total 53672665 # number of overall (read+write) accesses 90710535Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.009761 # miss rate for ReadReq accesses 90810535Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.009761 # miss rate for ReadReq accesses 90910535Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.009761 # miss rate for demand accesses 91010535Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.009761 # miss rate for demand accesses 91110535Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.009761 # miss rate for overall accesses 91210535Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.009761 # miss rate for overall accesses 91310535Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 91410535Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 91510535Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 91610535Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 91710535Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 91810535Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 91910535Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 92010535Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 92110535Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 92210628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 0 # number of hwpf issued 92310628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfIdentified 0 # number of prefetch candidates identified 92410628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 0 # number of redundant prefetches already in prefetch queue 92510628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 92610628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 92710628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 0 # number of prefetches not generated due to page crossing 92810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.replacements 48604 # number of replacements 92910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tagsinuse 15305.333897 # Cycle average of tags in use 93010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.total_refs 716708 # Total number of references to valid blocks. 93110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.sampled_refs 63433 # Sample count of references to valid blocks. 93210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.avg_refs 11.298662 # Average number of references to valid blocks. 93310535Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 93410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 8327.809694 # Average occupied blocks per requestor 93510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 4.091002 # Average occupied blocks per requestor 93610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 2.023143 # Average occupied blocks per requestor 93710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.inst 3278.979607 # Average occupied blocks per requestor 93810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.data 3692.430451 # Average occupied blocks per requestor 93910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.508289 # Average percentage of cache occupancy 94010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.000250 # Average percentage of cache occupancy 94110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.000123 # Average percentage of cache occupancy 94210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.200133 # Average percentage of cache occupancy 94310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.data 0.225368 # Average percentage of cache occupancy 94410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::total 0.934163 # Average percentage of cache occupancy 94510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 22 # Occupied blocks per task id 94610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 14807 # Occupied blocks per task id 94710535Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 6 # Occupied blocks per task id 94810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id 94910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 15 # Occupied blocks per task id 95010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 539 # Occupied blocks per task id 95110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 9357 # Occupied blocks per task id 95210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 4911 # Occupied blocks per task id 95310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.001343 # Percentage of cache occupancy per task id 95410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.903748 # Percentage of cache occupancy per task id 95510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tag_accesses 15213345 # Number of tag accesses 95610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.data_accesses 15213345 # Number of data accesses 95710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 3151 # number of ReadReq hits 95810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 1735 # number of ReadReq hits 95910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.inst 510036 # number of ReadReq hits 96010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.data 99375 # number of ReadReq hits 96110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::total 614297 # number of ReadReq hits 96210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_hits::writebacks 120855 # number of Writeback hits 96310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_hits::total 120855 # number of Writeback hits 96410585Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 8 # number of UpgradeReq hits 96510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::total 8 # number of UpgradeReq hits 96610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 19784 # number of ReadExReq hits 96710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::total 19784 # number of ReadExReq hits 96810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 3151 # number of demand (read+write) hits 96910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 1735 # number of demand (read+write) hits 97010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 510036 # number of demand (read+write) hits 97110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.data 119159 # number of demand (read+write) hits 97210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::total 634081 # number of demand (read+write) hits 97310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 3151 # number of overall hits 97410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 1735 # number of overall hits 97510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 510036 # number of overall hits 97610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.data 119159 # number of overall hits 97710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::total 634081 # number of overall hits 97810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 338 # number of ReadReq misses 97910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 261 # number of ReadReq misses 98010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.inst 13849 # number of ReadReq misses 98110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.data 73292 # number of ReadReq misses 98210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::total 87740 # number of ReadReq misses 98310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 28844 # number of UpgradeReq misses 98410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::total 28844 # number of UpgradeReq misses 98510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 22519 # number of SCUpgradeReq misses 98610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 22519 # number of SCUpgradeReq misses 98710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 43832 # number of ReadExReq misses 98810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::total 43832 # number of ReadExReq misses 98910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 338 # number of demand (read+write) misses 99010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 261 # number of demand (read+write) misses 99110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 13849 # number of demand (read+write) misses 99210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.data 117124 # number of demand (read+write) misses 99310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::total 131572 # number of demand (read+write) misses 99410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 338 # number of overall misses 99510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 261 # number of overall misses 99610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 13849 # number of overall misses 99710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.data 117124 # number of overall misses 99810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::total 131572 # number of overall misses 99910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 3489 # number of ReadReq accesses(hits+misses) 100010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 1996 # number of ReadReq accesses(hits+misses) 100110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.inst 523885 # number of ReadReq accesses(hits+misses) 100210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.data 172667 # number of ReadReq accesses(hits+misses) 100310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::total 702037 # number of ReadReq accesses(hits+misses) 100410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_accesses::writebacks 120855 # number of Writeback accesses(hits+misses) 100510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_accesses::total 120855 # number of Writeback accesses(hits+misses) 100610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 28852 # number of UpgradeReq accesses(hits+misses) 100710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 28852 # number of UpgradeReq accesses(hits+misses) 100810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 22519 # number of SCUpgradeReq accesses(hits+misses) 100910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 22519 # number of SCUpgradeReq accesses(hits+misses) 101010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 63616 # number of ReadExReq accesses(hits+misses) 101110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::total 63616 # number of ReadExReq accesses(hits+misses) 101210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 3489 # number of demand (read+write) accesses 101310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 1996 # number of demand (read+write) accesses 101410585Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 523885 # number of demand (read+write) accesses 101510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 236283 # number of demand (read+write) accesses 101610585Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::total 765653 # number of demand (read+write) accesses 101710585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 3489 # number of overall (read+write) accesses 101810585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 1996 # number of overall (read+write) accesses 101910585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 523885 # number of overall (read+write) accesses 102010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 236283 # number of overall (read+write) accesses 102110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::total 765653 # number of overall (read+write) accesses 102210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.096876 # miss rate for ReadReq accesses 102310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.130762 # miss rate for ReadReq accesses 102410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.026435 # miss rate for ReadReq accesses 102510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.424470 # miss rate for ReadReq accesses 102610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.124979 # miss rate for ReadReq accesses 102710585Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.999723 # miss rate for UpgradeReq accesses 102810585Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.999723 # miss rate for UpgradeReq accesses 102910535Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses 103010535Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 103110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.689009 # miss rate for ReadExReq accesses 103210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.689009 # miss rate for ReadExReq accesses 103310726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.096876 # miss rate for demand accesses 103410726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.130762 # miss rate for demand accesses 103510726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.026435 # miss rate for demand accesses 103610726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.495694 # miss rate for demand accesses 103710726Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::total 0.171843 # miss rate for demand accesses 103810726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.096876 # miss rate for overall accesses 103910726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.130762 # miss rate for overall accesses 104010726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.026435 # miss rate for overall accesses 104110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.495694 # miss rate for overall accesses 104210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::total 0.171843 # miss rate for overall accesses 104310535Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 104410535Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 104510535Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 104610535Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 104710535Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 104810535Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 104910535Sandreas.hansson@arm.comsystem.cpu1.l2cache.fast_writes 0 # number of fast writes performed 105010535Sandreas.hansson@arm.comsystem.cpu1.l2cache.cache_copies 0 # number of cache copies performed 105110726Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::writebacks 32977 # number of writebacks 105210726Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::total 32977 # number of writebacks 105310535Sandreas.hansson@arm.comsystem.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 105410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 709301 # Transaction distribution 105510585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 709301 # Transaction distribution 105610535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 2505 # Transaction distribution 105710535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 2505 # Transaction distribution 105810726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::Writeback 120855 # Transaction distribution 105910726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 28852 # Transaction distribution 106010726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 22519 # Transaction distribution 106110726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 51371 # Transaction distribution 106210585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 63616 # Transaction distribution 106310585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 63616 # Transaction distribution 106410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1048124 # Packet count per connected master and slave (bytes) 106510726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 707623 # Packet count per connected master and slave (bytes) 106610535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 6616 # Packet count per connected master and slave (bytes) 106710585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 12078 # Packet count per connected master and slave (bytes) 106810726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count::total 1774441 # Packet count per connected master and slave (bytes) 106910585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 33529348 # Cumulative packet size per connected master and slave (bytes) 107010726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 22876014 # Cumulative packet size per connected master and slave (bytes) 107110535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 13232 # Cumulative packet size per connected master and slave (bytes) 107210585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 24156 # Cumulative packet size per connected master and slave (bytes) 107310726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size::total 56442750 # Cumulative packet size per connected master and slave (bytes) 107410726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoops 499492 # Total snoops (count) 107510726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::samples 1371571 # Request fanout histogram 107610726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::mean 3.313385 # Request fanout histogram 107710726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.463870 # Request fanout histogram 107810535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 107910535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 108010535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 108110535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 108210726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::3 941741 68.66% 68.66% # Request fanout histogram 108310726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::4 429830 31.34% 100.00% # Request fanout histogram 108410535Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 108510726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram 108610726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram 108710726Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::total 1371571 # Request fanout histogram 108810726Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadReq 30995 # Transaction distribution 108910726Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadResp 30995 # Transaction distribution 109010726Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 59419 # Transaction distribution 109110726Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 23195 # Transaction distribution 109210513SAli.Saidi@ARM.comsystem.iobus.trans_dist::WriteInvalidateResp 36224 # Transaction distribution 109310726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 56582 # Packet count per connected master and slave (bytes) 109410513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 122 # Packet count per connected master and slave (bytes) 109510409Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) 109610513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 20 # Packet count per connected master and slave (bytes) 109710409Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 120 # Packet count per connected master and slave (bytes) 109810513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 834 # Packet count per connected master and slave (bytes) 109910513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 32 # Packet count per connected master and slave (bytes) 110010409Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 110110409Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 110210409Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 110310513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 76 # Packet count per connected master and slave (bytes) 110410409Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 110510409Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) 110610513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio 4 # Packet count per connected master and slave (bytes) 110710513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio 10 # Packet count per connected master and slave (bytes) 110810409Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) 110910513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 7244 # Packet count per connected master and slave (bytes) 111010513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) 111110513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 42268 # Packet count per connected master and slave (bytes) 111210513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) 111310513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 111410726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 107876 # Packet count per connected master and slave (bytes) 111510513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 72952 # Packet count per connected master and slave (bytes) 111610513SAli.Saidi@ARM.comsystem.iobus.pkt_count_system.realview.ide.dma::total 72952 # Packet count per connected master and slave (bytes) 111710726Sandreas.hansson@arm.comsystem.iobus.pkt_count::total 180828 # Packet count per connected master and slave (bytes) 111810726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 71526 # Cumulative packet size per connected master and slave (bytes) 111910513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 244 # Cumulative packet size per connected master and slave (bytes) 112010409Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) 112110513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 40 # Cumulative packet size per connected master and slave (bytes) 112210409Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio 84 # Cumulative packet size per connected master and slave (bytes) 112310513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 441 # Cumulative packet size per connected master and slave (bytes) 112410513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 64 # Cumulative packet size per connected master and slave (bytes) 112510409Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 112610409Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 112710409Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 112810513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 152 # Cumulative packet size per connected master and slave (bytes) 112910409Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 113010409Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 113110513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio 8 # Cumulative packet size per connected master and slave (bytes) 113210513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio 20 # Cumulative packet size per connected master and slave (bytes) 113310409Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 113410513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 4753 # Cumulative packet size per connected master and slave (bytes) 113510513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 265 # Cumulative packet size per connected master and slave (bytes) 113610513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 84536 # Cumulative packet size per connected master and slave (bytes) 113710513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 253 # Cumulative packet size per connected master and slave (bytes) 113810513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 113910726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::total 162766 # Cumulative packet size per connected master and slave (bytes) 114010513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 2321248 # Cumulative packet size per connected master and slave (bytes) 114110513SAli.Saidi@ARM.comsystem.iobus.pkt_size_system.realview.ide.dma::total 2321248 # Cumulative packet size per connected master and slave (bytes) 114210726Sandreas.hansson@arm.comsystem.iobus.pkt_size::total 2484014 # Cumulative packet size per connected master and slave (bytes) 114310513SAli.Saidi@ARM.comsystem.iocache.tags.replacements 36442 # number of replacements 114410585Sandreas.hansson@arm.comsystem.iocache.tags.tagsinuse 14.586092 # Cycle average of tags in use 11459885Sstever@gmail.comsystem.iocache.tags.total_refs 0 # Total number of references to valid blocks. 114610513SAli.Saidi@ARM.comsystem.iocache.tags.sampled_refs 36458 # Sample count of references to valid blocks. 114710513SAli.Saidi@ARM.comsystem.iocache.tags.avg_refs 0 # Average number of references to valid blocks. 114810517SAli.Saidi@ARM.comsystem.iocache.tags.warmup_cycle 246641286009 # Cycle when the warmup percentage was hit. 114910585Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ide 14.586092 # Average occupied blocks per requestor 115010585Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.911631 # Average percentage of cache occupancy 115110585Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::total 0.911631 # Average percentage of cache occupancy 115210513SAli.Saidi@ARM.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 115310513SAli.Saidi@ARM.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 115410513SAli.Saidi@ARM.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 115510513SAli.Saidi@ARM.comsystem.iocache.tags.tag_accesses 328284 # Number of tag accesses 115610513SAli.Saidi@ARM.comsystem.iocache.tags.data_accesses 328284 # Number of data accesses 115710513SAli.Saidi@ARM.comsystem.iocache.ReadReq_misses::realview.ide 252 # number of ReadReq misses 115810513SAli.Saidi@ARM.comsystem.iocache.ReadReq_misses::total 252 # number of ReadReq misses 115910585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_misses::realview.ide 36224 # number of WriteInvalidateReq misses 116010585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_misses::total 36224 # number of WriteInvalidateReq misses 116110513SAli.Saidi@ARM.comsystem.iocache.demand_misses::realview.ide 252 # number of demand (read+write) misses 116210513SAli.Saidi@ARM.comsystem.iocache.demand_misses::total 252 # number of demand (read+write) misses 116310513SAli.Saidi@ARM.comsystem.iocache.overall_misses::realview.ide 252 # number of overall misses 116410513SAli.Saidi@ARM.comsystem.iocache.overall_misses::total 252 # number of overall misses 116510513SAli.Saidi@ARM.comsystem.iocache.ReadReq_accesses::realview.ide 252 # number of ReadReq accesses(hits+misses) 116610513SAli.Saidi@ARM.comsystem.iocache.ReadReq_accesses::total 252 # number of ReadReq accesses(hits+misses) 116710513SAli.Saidi@ARM.comsystem.iocache.WriteInvalidateReq_accesses::realview.ide 36224 # number of WriteInvalidateReq accesses(hits+misses) 116810513SAli.Saidi@ARM.comsystem.iocache.WriteInvalidateReq_accesses::total 36224 # number of WriteInvalidateReq accesses(hits+misses) 116910513SAli.Saidi@ARM.comsystem.iocache.demand_accesses::realview.ide 252 # number of demand (read+write) accesses 117010513SAli.Saidi@ARM.comsystem.iocache.demand_accesses::total 252 # number of demand (read+write) accesses 117110513SAli.Saidi@ARM.comsystem.iocache.overall_accesses::realview.ide 252 # number of overall (read+write) accesses 117210513SAli.Saidi@ARM.comsystem.iocache.overall_accesses::total 252 # number of overall (read+write) accesses 117310513SAli.Saidi@ARM.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 117410513SAli.Saidi@ARM.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 117510585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_rate::realview.ide 1 # miss rate for WriteInvalidateReq accesses 117610585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_rate::total 1 # miss rate for WriteInvalidateReq accesses 117710513SAli.Saidi@ARM.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 117810513SAli.Saidi@ARM.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 117910513SAli.Saidi@ARM.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 118010513SAli.Saidi@ARM.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 11818844SAli.Saidi@ARM.comsystem.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 11828844SAli.Saidi@ARM.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 11838844SAli.Saidi@ARM.comsystem.iocache.blocked::no_mshrs 0 # number of cycles access was blocked 11848844SAli.Saidi@ARM.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 11858983Snate@binkert.orgsystem.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 11868983Snate@binkert.orgsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 118710585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 11888844SAli.Saidi@ARM.comsystem.iocache.cache_copies 0 # number of cache copies performed 118910585Sandreas.hansson@arm.comsystem.iocache.writebacks::writebacks 36190 # number of writebacks 119010585Sandreas.hansson@arm.comsystem.iocache.writebacks::total 36190 # number of writebacks 11918844SAli.Saidi@ARM.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 119210726Sandreas.hansson@arm.comsystem.l2c.tags.replacements 107683 # number of replacements 119310726Sandreas.hansson@arm.comsystem.l2c.tags.tagsinuse 62052.473518 # Cycle average of tags in use 119410726Sandreas.hansson@arm.comsystem.l2c.tags.total_refs 207875 # Total number of references to valid blocks. 119510726Sandreas.hansson@arm.comsystem.l2c.tags.sampled_refs 168125 # Sample count of references to valid blocks. 119610726Sandreas.hansson@arm.comsystem.l2c.tags.avg_refs 1.236431 # Average number of references to valid blocks. 119710535Sandreas.hansson@arm.comsystem.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 119810726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::writebacks 48595.677496 # Average occupied blocks per requestor 119910726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 2.972785 # Average occupied blocks per requestor 120010585Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 0.030393 # Average occupied blocks per requestor 120110726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.inst 7329.722723 # Average occupied blocks per requestor 120210726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.data 3756.747244 # Average occupied blocks per requestor 120310585Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 1.823230 # Average occupied blocks per requestor 120410726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.inst 1654.505866 # Average occupied blocks per requestor 120510726Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.data 710.993782 # Average occupied blocks per requestor 120610726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::writebacks 0.741511 # Average percentage of cache occupancy 120710535Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.000045 # Average percentage of cache occupancy 120810535Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy 120910585Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.inst 0.111843 # Average percentage of cache occupancy 121010585Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.data 0.057323 # Average percentage of cache occupancy 121110535Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.000028 # Average percentage of cache occupancy 121210585Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.inst 0.025246 # Average percentage of cache occupancy 121310535Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.data 0.010849 # Average percentage of cache occupancy 121410726Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::total 0.946846 # Average percentage of cache occupancy 121510726Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1023 7 # Occupied blocks per task id 121610726Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1024 60435 # Occupied blocks per task id 121710726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::4 7 # Occupied blocks per task id 121810726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::0 40 # Occupied blocks per task id 121910726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::1 68 # Occupied blocks per task id 122010726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::2 1875 # Occupied blocks per task id 122110726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::3 13095 # Occupied blocks per task id 122210726Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::4 45357 # Occupied blocks per task id 122310726Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1023 0.000107 # Percentage of cache occupancy per task id 122410726Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1024 0.922165 # Percentage of cache occupancy per task id 122510726Sandreas.hansson@arm.comsystem.l2c.tags.tag_accesses 4904261 # Number of tag accesses 122610726Sandreas.hansson@arm.comsystem.l2c.tags.data_accesses 4904261 # Number of data accesses 122710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.dtb.walker 71 # number of ReadReq hits 122810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.itb.walker 63 # number of ReadReq hits 122910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.inst 27858 # number of ReadReq hits 123010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.data 76068 # number of ReadReq hits 123110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.dtb.walker 39 # number of ReadReq hits 123210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.itb.walker 20 # number of ReadReq hits 123310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.inst 11484 # number of ReadReq hits 123410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.data 11410 # number of ReadReq hits 123510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::total 127013 # number of ReadReq hits 123610726Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::writebacks 225951 # number of Writeback hits 123710726Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::total 225951 # number of Writeback hits 123810726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 487 # number of UpgradeReq hits 123910726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 65 # number of UpgradeReq hits 124010726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::total 552 # number of UpgradeReq hits 124110726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 64 # number of SCUpgradeReq hits 124210726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 10 # number of SCUpgradeReq hits 124310726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::total 74 # number of SCUpgradeReq hits 124410726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 13938 # number of ReadExReq hits 124510726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 3112 # number of ReadExReq hits 124610726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::total 17050 # number of ReadExReq hits 124710726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.dtb.walker 71 # number of demand (read+write) hits 124810726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.itb.walker 63 # number of demand (read+write) hits 124910726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.inst 27858 # number of demand (read+write) hits 125010726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.data 90006 # number of demand (read+write) hits 125110726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.dtb.walker 39 # number of demand (read+write) hits 125210726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.itb.walker 20 # number of demand (read+write) hits 125310726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.inst 11484 # number of demand (read+write) hits 125410726Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.data 14522 # number of demand (read+write) hits 125510726Sandreas.hansson@arm.comsystem.l2c.demand_hits::total 144063 # number of demand (read+write) hits 125610726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.dtb.walker 71 # number of overall hits 125710726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.itb.walker 63 # number of overall hits 125810726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.inst 27858 # number of overall hits 125910726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.data 90006 # number of overall hits 126010726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.dtb.walker 39 # number of overall hits 126110726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.itb.walker 20 # number of overall hits 126210726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.inst 11484 # number of overall hits 126310726Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.data 14522 # number of overall hits 126410726Sandreas.hansson@arm.comsystem.l2c.overall_hits::total 144063 # number of overall hits 126510535Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.dtb.walker 7 # number of ReadReq misses 126610535Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses 126710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.inst 16901 # number of ReadReq misses 126810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.data 11313 # number of ReadReq misses 126910535Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.dtb.walker 2 # number of ReadReq misses 127010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.inst 2365 # number of ReadReq misses 127110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.data 1118 # number of ReadReq misses 127210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::total 31708 # number of ReadReq misses 127310726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 10019 # number of UpgradeReq misses 127410726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 3288 # number of UpgradeReq misses 127510726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::total 13307 # number of UpgradeReq misses 127610726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 752 # number of SCUpgradeReq misses 127710726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 1179 # number of SCUpgradeReq misses 127810726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::total 1931 # number of SCUpgradeReq misses 127910726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 136795 # number of ReadExReq misses 128010726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 15822 # number of ReadExReq misses 128110726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::total 152617 # number of ReadExReq misses 128210535Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.dtb.walker 7 # number of demand (read+write) misses 128310535Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses 128410726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.inst 16901 # number of demand (read+write) misses 128510726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.data 148108 # number of demand (read+write) misses 128610535Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.dtb.walker 2 # number of demand (read+write) misses 128710726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.inst 2365 # number of demand (read+write) misses 128810726Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.data 16940 # number of demand (read+write) misses 128910726Sandreas.hansson@arm.comsystem.l2c.demand_misses::total 184325 # number of demand (read+write) misses 129010535Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.dtb.walker 7 # number of overall misses 129110535Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses 129210726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.inst 16901 # number of overall misses 129310726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.data 148108 # number of overall misses 129410535Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.dtb.walker 2 # number of overall misses 129510726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.inst 2365 # number of overall misses 129610726Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.data 16940 # number of overall misses 129710726Sandreas.hansson@arm.comsystem.l2c.overall_misses::total 184325 # number of overall misses 129810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.dtb.walker 78 # number of ReadReq accesses(hits+misses) 129910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.itb.walker 65 # number of ReadReq accesses(hits+misses) 130010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.inst 44759 # number of ReadReq accesses(hits+misses) 130110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.data 87381 # number of ReadReq accesses(hits+misses) 130210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.dtb.walker 41 # number of ReadReq accesses(hits+misses) 130310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.itb.walker 20 # number of ReadReq accesses(hits+misses) 130410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.inst 13849 # number of ReadReq accesses(hits+misses) 130510726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.data 12528 # number of ReadReq accesses(hits+misses) 130610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::total 158721 # number of ReadReq accesses(hits+misses) 130710726Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::writebacks 225951 # number of Writeback accesses(hits+misses) 130810726Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::total 225951 # number of Writeback accesses(hits+misses) 130910726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 10506 # number of UpgradeReq accesses(hits+misses) 131010726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 3353 # number of UpgradeReq accesses(hits+misses) 131110726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::total 13859 # number of UpgradeReq accesses(hits+misses) 131210726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 816 # number of SCUpgradeReq accesses(hits+misses) 131310726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 1189 # number of SCUpgradeReq accesses(hits+misses) 131410726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::total 2005 # number of SCUpgradeReq accesses(hits+misses) 131510726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 150733 # number of ReadExReq accesses(hits+misses) 131610726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 18934 # number of ReadExReq accesses(hits+misses) 131710726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::total 169667 # number of ReadExReq accesses(hits+misses) 131810726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.dtb.walker 78 # number of demand (read+write) accesses 131910726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.itb.walker 65 # number of demand (read+write) accesses 132010726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.inst 44759 # number of demand (read+write) accesses 132110726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.data 238114 # number of demand (read+write) accesses 132210726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.dtb.walker 41 # number of demand (read+write) accesses 132310726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.itb.walker 20 # number of demand (read+write) accesses 132410726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.inst 13849 # number of demand (read+write) accesses 132510726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.data 31462 # number of demand (read+write) accesses 132610726Sandreas.hansson@arm.comsystem.l2c.demand_accesses::total 328388 # number of demand (read+write) accesses 132710726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.dtb.walker 78 # number of overall (read+write) accesses 132810726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.itb.walker 65 # number of overall (read+write) accesses 132910726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.inst 44759 # number of overall (read+write) accesses 133010726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.data 238114 # number of overall (read+write) accesses 133110726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.dtb.walker 41 # number of overall (read+write) accesses 133210726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.itb.walker 20 # number of overall (read+write) accesses 133310726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.inst 13849 # number of overall (read+write) accesses 133410726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.data 31462 # number of overall (read+write) accesses 133510726Sandreas.hansson@arm.comsystem.l2c.overall_accesses::total 328388 # number of overall (read+write) accesses 133610726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.089744 # miss rate for ReadReq accesses 133710726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.030769 # miss rate for ReadReq accesses 133810726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.inst 0.377600 # miss rate for ReadReq accesses 133910726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.data 0.129468 # miss rate for ReadReq accesses 134010726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.048780 # miss rate for ReadReq accesses 134110726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.inst 0.170770 # miss rate for ReadReq accesses 134210726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.data 0.089240 # miss rate for ReadReq accesses 134310726Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::total 0.199772 # miss rate for ReadReq accesses 134410726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.953646 # miss rate for UpgradeReq accesses 134510726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.980614 # miss rate for UpgradeReq accesses 134610726Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.960170 # miss rate for UpgradeReq accesses 134710726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.921569 # miss rate for SCUpgradeReq accesses 134810726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.991590 # miss rate for SCUpgradeReq accesses 134910726Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.963092 # miss rate for SCUpgradeReq accesses 135010726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.907532 # miss rate for ReadExReq accesses 135110726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.835640 # miss rate for ReadExReq accesses 135210726Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.899509 # miss rate for ReadExReq accesses 135310726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.089744 # miss rate for demand accesses 135410726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.030769 # miss rate for demand accesses 135510726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.377600 # miss rate for demand accesses 135610726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.622005 # miss rate for demand accesses 135710726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.048780 # miss rate for demand accesses 135810726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.170770 # miss rate for demand accesses 135910726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.538427 # miss rate for demand accesses 136010726Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::total 0.561302 # miss rate for demand accesses 136110726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.089744 # miss rate for overall accesses 136210726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.030769 # miss rate for overall accesses 136310726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.377600 # miss rate for overall accesses 136410726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.622005 # miss rate for overall accesses 136510726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.048780 # miss rate for overall accesses 136610726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.170770 # miss rate for overall accesses 136710726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.538427 # miss rate for overall accesses 136810726Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::total 0.561302 # miss rate for overall accesses 136910535Sandreas.hansson@arm.comsystem.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 137010535Sandreas.hansson@arm.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 137110535Sandreas.hansson@arm.comsystem.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 137210535Sandreas.hansson@arm.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 137310535Sandreas.hansson@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 137410535Sandreas.hansson@arm.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 137510535Sandreas.hansson@arm.comsystem.l2c.fast_writes 0 # number of fast writes performed 137610535Sandreas.hansson@arm.comsystem.l2c.cache_copies 0 # number of cache copies performed 137710726Sandreas.hansson@arm.comsystem.l2c.writebacks::writebacks 94914 # number of writebacks 137810726Sandreas.hansson@arm.comsystem.l2c.writebacks::total 94914 # number of writebacks 137910535Sandreas.hansson@arm.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 138010726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 75966 # Transaction distribution 138110726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 75966 # Transaction distribution 138210726Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteReq 30891 # Transaction distribution 138310726Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteResp 30891 # Transaction distribution 138410726Sandreas.hansson@arm.comsystem.membus.trans_dist::Writeback 131104 # Transaction distribution 138510535Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteInvalidateReq 36224 # Transaction distribution 138610535Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteInvalidateResp 36224 # Transaction distribution 138710726Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 60393 # Transaction distribution 138810726Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeReq 40881 # Transaction distribution 138910726Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 15635 # Transaction distribution 139010726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 196339 # Transaction distribution 139110726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 152220 # Transaction distribution 139210726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 107876 # Packet count per connected master and slave (bytes) 139310535Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 34 # Packet count per connected master and slave (bytes) 139410535Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 13474 # Packet count per connected master and slave (bytes) 139510726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 652208 # Packet count per connected master and slave (bytes) 139610726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::total 773592 # Packet count per connected master and slave (bytes) 139710585Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 109142 # Packet count per connected master and slave (bytes) 139810585Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 109142 # Packet count per connected master and slave (bytes) 139910726Sandreas.hansson@arm.comsystem.membus.pkt_count::total 882734 # Packet count per connected master and slave (bytes) 140010726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 162766 # Cumulative packet size per connected master and slave (bytes) 140110535Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 68 # Cumulative packet size per connected master and slave (bytes) 140210535Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 26948 # Cumulative packet size per connected master and slave (bytes) 140310726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 17902820 # Cumulative packet size per connected master and slave (bytes) 140410726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::total 18092602 # Cumulative packet size per connected master and slave (bytes) 140510585Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 4650624 # Cumulative packet size per connected master and slave (bytes) 140610585Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 4650624 # Cumulative packet size per connected master and slave (bytes) 140710726Sandreas.hansson@arm.comsystem.membus.pkt_size::total 22743226 # Cumulative packet size per connected master and slave (bytes) 140810535Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 140910726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 496901 # Request fanout histogram 141010535Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 141110535Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 141210535Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 141310535Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 141410726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 496901 100.00% 100.00% # Request fanout histogram 141510535Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 141610535Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 141710535Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 141810535Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 141910726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 496901 # Request fanout histogram 142010535Sandreas.hansson@arm.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 142110535Sandreas.hansson@arm.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 142210535Sandreas.hansson@arm.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 142310535Sandreas.hansson@arm.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 142410535Sandreas.hansson@arm.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 142510535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 142610535Sandreas.hansson@arm.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 142710535Sandreas.hansson@arm.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 142810535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post 142910535Sandreas.hansson@arm.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 143010535Sandreas.hansson@arm.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 143110535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post 143210535Sandreas.hansson@arm.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 143310535Sandreas.hansson@arm.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 143410535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post 143510535Sandreas.hansson@arm.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 143610535Sandreas.hansson@arm.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 143710535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post 143810535Sandreas.hansson@arm.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 143910535Sandreas.hansson@arm.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 144010535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post 144110535Sandreas.hansson@arm.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 144210535Sandreas.hansson@arm.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 144310535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 144410535Sandreas.hansson@arm.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 144510535Sandreas.hansson@arm.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 144610535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 144710535Sandreas.hansson@arm.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 144810535Sandreas.hansson@arm.comsystem.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 144910535Sandreas.hansson@arm.comsystem.realview.ethernet.postedInterrupts 0 # number of posts to CPU 145010535Sandreas.hansson@arm.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 145110726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadReq 305006 # Transaction distribution 145210726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadResp 305006 # Transaction distribution 145310726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteReq 30891 # Transaction distribution 145410726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteResp 30891 # Transaction distribution 145510726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::Writeback 225951 # Transaction distribution 145610726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeReq 60548 # Transaction distribution 145710726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeReq 40955 # Transaction distribution 145810726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeResp 101503 # Transaction distribution 145910726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExReq 213786 # Transaction distribution 146010726Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExResp 213786 # Transaction distribution 146110726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 1117662 # Packet count per connected master and slave (bytes) 146210585Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 410661 # Packet count per connected master and slave (bytes) 146310726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count::total 1528323 # Packet count per connected master and slave (bytes) 146410726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 34664008 # Cumulative packet size per connected master and slave (bytes) 146510726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 10429874 # Cumulative packet size per connected master and slave (bytes) 146610726Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size::total 45093882 # Cumulative packet size per connected master and slave (bytes) 146710535Sandreas.hansson@arm.comsystem.toL2Bus.snoops 36713 # Total snoops (count) 146810726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::samples 838716 # Request fanout histogram 146910726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::mean 1.043490 # Request fanout histogram 147010726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::stdev 0.203958 # Request fanout histogram 147110535Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 147210535Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 147310726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::1 802240 95.65% 95.65% # Request fanout histogram 147410535Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::2 36476 4.35% 100.00% # Request fanout histogram 147510535Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 147610535Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 147710535Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 147810726Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::total 838716 # Request fanout histogram 14798844SAli.Saidi@ARM.com 14808844SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 1481