stats.txt revision 10352
12968SN/A 22968SN/A---------- Begin Simulation Statistics ---------- 39797Sandreas.hansson@arm.comsim_seconds 1.829332 # Number of seconds simulated 410352Sandreas.hansson@arm.comsim_ticks 1829332049000 # Number of ticks simulated 510352Sandreas.hansson@arm.comfinal_tick 1829332049000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68721SN/Asim_freq 1000000000000 # Frequency of simulated ticks 710352Sandreas.hansson@arm.comhost_inst_rate 2314619 # Simulator instruction rate (inst/s) 810352Sandreas.hansson@arm.comhost_op_rate 2314617 # Simulator op (including micro ops) rate (op/s) 910352Sandreas.hansson@arm.comhost_tick_rate 70524837278 # Simulator tick rate (ticks/s) 1010352Sandreas.hansson@arm.comhost_mem_usage 315304 # Number of bytes of host memory used 1110352Sandreas.hansson@arm.comhost_seconds 25.94 # Real time elapsed on the host 1210352Sandreas.hansson@arm.comsim_insts 60038433 # Number of instructions simulated 1310352Sandreas.hansson@arm.comsim_ops 60038433 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 169797Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 857984 # Number of bytes read from this memory 1710352Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 66856384 # Number of bytes read from this memory 1810352Sandreas.hansson@arm.comsystem.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory 1910352Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 67715328 # Number of bytes read from this memory 209797Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 857984 # Number of instructions bytes read from this memory 219797Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 857984 # Number of instructions bytes read from this memory 2210352Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 4754240 # Number of bytes written to this memory 2310352Sandreas.hansson@arm.comsystem.physmem.bytes_written::tsunami.ide 2659328 # Number of bytes written to this memory 2410352Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 7413568 # Number of bytes written to this memory 259797Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 13406 # Number of read requests responded to by this memory 2610352Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 1044631 # Number of read requests responded to by this memory 2710352Sandreas.hansson@arm.comsystem.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory 2810352Sandreas.hansson@arm.comsystem.physmem.num_reads::total 1058052 # Number of read requests responded to by this memory 2910352Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 74285 # Number of write requests responded to by this memory 3010352Sandreas.hansson@arm.comsystem.physmem.num_writes::tsunami.ide 41552 # Number of write requests responded to by this memory 3110352Sandreas.hansson@arm.comsystem.physmem.num_writes::total 115837 # Number of write requests responded to by this memory 329797Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 469015 # Total read bandwidth from this memory (bytes/s) 3310352Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 36546883 # Total read bandwidth from this memory (bytes/s) 3410352Sandreas.hansson@arm.comsystem.physmem.bw_read::tsunami.ide 525 # Total read bandwidth from this memory (bytes/s) 3510352Sandreas.hansson@arm.comsystem.physmem.bw_read::total 37016422 # Total read bandwidth from this memory (bytes/s) 369797Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 469015 # Instruction read bandwidth from this memory (bytes/s) 379797Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 469015 # Instruction read bandwidth from this memory (bytes/s) 3810352Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 2598894 # Write bandwidth from this memory (bytes/s) 3910352Sandreas.hansson@arm.comsystem.physmem.bw_write::tsunami.ide 1453715 # Write bandwidth from this memory (bytes/s) 4010352Sandreas.hansson@arm.comsystem.physmem.bw_write::total 4052609 # Write bandwidth from this memory (bytes/s) 4110352Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 2598894 # Total bandwidth to/from this memory (bytes/s) 429797Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 469015 # Total bandwidth to/from this memory (bytes/s) 4310352Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 36546883 # Total bandwidth to/from this memory (bytes/s) 4410352Sandreas.hansson@arm.comsystem.physmem.bw_total::tsunami.ide 1454240 # Total bandwidth to/from this memory (bytes/s) 4510352Sandreas.hansson@arm.comsystem.physmem.bw_total::total 41069032 # Total bandwidth to/from this memory (bytes/s) 4610352Sandreas.hansson@arm.comsystem.membus.throughput 41099809 # Throughput (bytes/s) 4710352Sandreas.hansson@arm.comsystem.membus.data_through_bus 75185198 # Total data (bytes) 489729Sandreas.hansson@arm.comsystem.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 499885Sstever@gmail.comsystem.iocache.tags.replacements 41686 # number of replacements 5010352Sandreas.hansson@arm.comsystem.iocache.tags.tagsinuse 1.225568 # Cycle average of tags in use 519885Sstever@gmail.comsystem.iocache.tags.total_refs 0 # Total number of references to valid blocks. 529885Sstever@gmail.comsystem.iocache.tags.sampled_refs 41702 # Sample count of references to valid blocks. 539885Sstever@gmail.comsystem.iocache.tags.avg_refs 0 # Average number of references to valid blocks. 549885Sstever@gmail.comsystem.iocache.tags.warmup_cycle 1685780659017 # Cycle when the warmup percentage was hit. 5510352Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::tsunami.ide 1.225568 # Average occupied blocks per requestor 569885Sstever@gmail.comsystem.iocache.tags.occ_percent::tsunami.ide 0.076598 # Average percentage of cache occupancy 579885Sstever@gmail.comsystem.iocache.tags.occ_percent::total 0.076598 # Average percentage of cache occupancy 5810036SAli.Saidi@ARM.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 5910036SAli.Saidi@ARM.comsystem.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id 6010036SAli.Saidi@ARM.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 6110036SAli.Saidi@ARM.comsystem.iocache.tags.tag_accesses 375534 # Number of tag accesses 6210036SAli.Saidi@ARM.comsystem.iocache.tags.data_accesses 375534 # Number of data accesses 6310352Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_hits::tsunami.ide 41552 # number of WriteInvalidateReq hits 6410352Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_hits::total 41552 # number of WriteInvalidateReq hits 658835SAli.Saidi@ARM.comsystem.iocache.ReadReq_misses::tsunami.ide 174 # number of ReadReq misses 668721SN/Asystem.iocache.ReadReq_misses::total 174 # number of ReadReq misses 6710352Sandreas.hansson@arm.comsystem.iocache.demand_misses::tsunami.ide 174 # number of demand (read+write) misses 6810352Sandreas.hansson@arm.comsystem.iocache.demand_misses::total 174 # number of demand (read+write) misses 6910352Sandreas.hansson@arm.comsystem.iocache.overall_misses::tsunami.ide 174 # number of overall misses 7010352Sandreas.hansson@arm.comsystem.iocache.overall_misses::total 174 # number of overall misses 718835SAli.Saidi@ARM.comsystem.iocache.ReadReq_accesses::tsunami.ide 174 # number of ReadReq accesses(hits+misses) 728721SN/Asystem.iocache.ReadReq_accesses::total 174 # number of ReadReq accesses(hits+misses) 7310352Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_accesses::tsunami.ide 41552 # number of WriteInvalidateReq accesses(hits+misses) 7410352Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_accesses::total 41552 # number of WriteInvalidateReq accesses(hits+misses) 7510352Sandreas.hansson@arm.comsystem.iocache.demand_accesses::tsunami.ide 174 # number of demand (read+write) accesses 7610352Sandreas.hansson@arm.comsystem.iocache.demand_accesses::total 174 # number of demand (read+write) accesses 7710352Sandreas.hansson@arm.comsystem.iocache.overall_accesses::tsunami.ide 174 # number of overall (read+write) accesses 7810352Sandreas.hansson@arm.comsystem.iocache.overall_accesses::total 174 # number of overall (read+write) accesses 798835SAli.Saidi@ARM.comsystem.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 809055Ssaidi@eecs.umich.edusystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 818835SAli.Saidi@ARM.comsystem.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 829055Ssaidi@eecs.umich.edusystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 838835SAli.Saidi@ARM.comsystem.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 849055Ssaidi@eecs.umich.edusystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 858721SN/Asystem.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 868721SN/Asystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 878721SN/Asystem.iocache.blocked::no_mshrs 0 # number of cycles access was blocked 888721SN/Asystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 898983Snate@binkert.orgsystem.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 908983Snate@binkert.orgsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 9110352Sandreas.hansson@arm.comsystem.iocache.fast_writes 41552 # number of fast writes performed 928721SN/Asystem.iocache.cache_copies 0 # number of cache copies performed 938721SN/Asystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 948721SN/Asystem.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 958721SN/Asystem.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 968721SN/Asystem.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 978721SN/Asystem.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 988721SN/Asystem.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 998721SN/Asystem.disk0.dma_write_txs 395 # Number of DMA write transactions. 1008721SN/Asystem.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 1018721SN/Asystem.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 1028721SN/Asystem.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 1038721SN/Asystem.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 1048721SN/Asystem.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 1058721SN/Asystem.disk2.dma_write_txs 1 # Number of DMA write transactions. 10610036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 1078721SN/Asystem.cpu.dtb.fetch_hits 0 # ITB hits 1088721SN/Asystem.cpu.dtb.fetch_misses 0 # ITB misses 1098721SN/Asystem.cpu.dtb.fetch_acv 0 # ITB acv 1108721SN/Asystem.cpu.dtb.fetch_accesses 0 # ITB accesses 11110352Sandreas.hansson@arm.comsystem.cpu.dtb.read_hits 9710428 # DTB read hits 1128721SN/Asystem.cpu.dtb.read_misses 10329 # DTB read misses 1138721SN/Asystem.cpu.dtb.read_acv 210 # DTB read access violations 1148721SN/Asystem.cpu.dtb.read_accesses 728856 # DTB read accesses 1159797Sandreas.hansson@arm.comsystem.cpu.dtb.write_hits 6352498 # DTB write hits 1168721SN/Asystem.cpu.dtb.write_misses 1142 # DTB write misses 1178721SN/Asystem.cpu.dtb.write_acv 157 # DTB write access violations 1188721SN/Asystem.cpu.dtb.write_accesses 291931 # DTB write accesses 11910352Sandreas.hansson@arm.comsystem.cpu.dtb.data_hits 16062926 # DTB hits 1206024SN/Asystem.cpu.dtb.data_misses 11471 # DTB misses 1218721SN/Asystem.cpu.dtb.data_acv 367 # DTB access violations 1228721SN/Asystem.cpu.dtb.data_accesses 1020787 # DTB accesses 12310352Sandreas.hansson@arm.comsystem.cpu.itb.fetch_hits 4974637 # ITB hits 1248721SN/Asystem.cpu.itb.fetch_misses 5006 # ITB misses 1258721SN/Asystem.cpu.itb.fetch_acv 184 # ITB acv 12610352Sandreas.hansson@arm.comsystem.cpu.itb.fetch_accesses 4979643 # ITB accesses 1278721SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 1288721SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 1298721SN/Asystem.cpu.itb.read_acv 0 # DTB read access violations 1308721SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 1318721SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 1328721SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 1338721SN/Asystem.cpu.itb.write_acv 0 # DTB write access violations 1348721SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 1356024SN/Asystem.cpu.itb.data_hits 0 # DTB hits 1366024SN/Asystem.cpu.itb.data_misses 0 # DTB misses 1378721SN/Asystem.cpu.itb.data_acv 0 # DTB access violations 1388721SN/Asystem.cpu.itb.data_accesses 0 # DTB accesses 13910352Sandreas.hansson@arm.comsystem.cpu.numCycles 3658664099 # number of cpu cycles simulated 1408721SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 1418721SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 14210352Sandreas.hansson@arm.comsystem.cpu.committedInsts 60038433 # Number of instructions committed 14310352Sandreas.hansson@arm.comsystem.cpu.committedOps 60038433 # Number of ops (including micro ops) committed 14410352Sandreas.hansson@arm.comsystem.cpu.num_int_alu_accesses 55913650 # Number of integer alu accesses 1458721SN/Asystem.cpu.num_fp_alu_accesses 324460 # Number of float alu accesses 1469797Sandreas.hansson@arm.comsystem.cpu.num_func_calls 1484182 # number of times a function call or return occured 14710352Sandreas.hansson@arm.comsystem.cpu.num_conditional_control_insts 7110776 # number of instructions that are conditional controls 14810352Sandreas.hansson@arm.comsystem.cpu.num_int_insts 55913650 # number of integer instructions 1498721SN/Asystem.cpu.num_fp_insts 324460 # number of float instructions 15010352Sandreas.hansson@arm.comsystem.cpu.num_int_register_reads 76954165 # number of times the integer registers were read 15110352Sandreas.hansson@arm.comsystem.cpu.num_int_register_writes 41740323 # number of times the integer registers were written 1528721SN/Asystem.cpu.num_fp_register_reads 163642 # number of times the floating registers were read 1538721SN/Asystem.cpu.num_fp_register_writes 166520 # number of times the floating registers were written 15410352Sandreas.hansson@arm.comsystem.cpu.num_mem_refs 16115710 # number of memory refs 15510352Sandreas.hansson@arm.comsystem.cpu.num_load_insts 9747514 # Number of load instructions 1569797Sandreas.hansson@arm.comsystem.cpu.num_store_insts 6368196 # Number of store instructions 15710352Sandreas.hansson@arm.comsystem.cpu.num_idle_cycles 3598608539.425618 # Number of idle cycles 15810352Sandreas.hansson@arm.comsystem.cpu.num_busy_cycles 60055559.574382 # Number of busy cycles 1599797Sandreas.hansson@arm.comsystem.cpu.not_idle_fraction 0.016415 # Percentage of non-idle cycles 1609797Sandreas.hansson@arm.comsystem.cpu.idle_fraction 0.983585 # Percentage of idle cycles 16110352Sandreas.hansson@arm.comsystem.cpu.Branches 9064413 # Number of branches fetched 16210352Sandreas.hansson@arm.comsystem.cpu.op_class::No_OpClass 3199106 5.33% 5.33% # Class of executed instruction 16310352Sandreas.hansson@arm.comsystem.cpu.op_class::IntAlu 39448354 65.69% 71.02% # Class of executed instruction 16410352Sandreas.hansson@arm.comsystem.cpu.op_class::IntMult 60680 0.10% 71.12% # Class of executed instruction 16510352Sandreas.hansson@arm.comsystem.cpu.op_class::IntDiv 0 0.00% 71.12% # Class of executed instruction 16610352Sandreas.hansson@arm.comsystem.cpu.op_class::FloatAdd 38087 0.06% 71.18% # Class of executed instruction 16710220Sandreas.hansson@arm.comsystem.cpu.op_class::FloatCmp 0 0.00% 71.18% # Class of executed instruction 16810220Sandreas.hansson@arm.comsystem.cpu.op_class::FloatCvt 0 0.00% 71.18% # Class of executed instruction 16910220Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMult 0 0.00% 71.18% # Class of executed instruction 17010220Sandreas.hansson@arm.comsystem.cpu.op_class::FloatDiv 3636 0.01% 71.19% # Class of executed instruction 17110220Sandreas.hansson@arm.comsystem.cpu.op_class::FloatSqrt 0 0.00% 71.19% # Class of executed instruction 17210220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdAdd 0 0.00% 71.19% # Class of executed instruction 17310220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdAddAcc 0 0.00% 71.19% # Class of executed instruction 17410220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdAlu 0 0.00% 71.19% # Class of executed instruction 17510220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdCmp 0 0.00% 71.19% # Class of executed instruction 17610220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdCvt 0 0.00% 71.19% # Class of executed instruction 17710220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdMisc 0 0.00% 71.19% # Class of executed instruction 17810220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdMult 0 0.00% 71.19% # Class of executed instruction 17910220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdMultAcc 0 0.00% 71.19% # Class of executed instruction 18010220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdShift 0 0.00% 71.19% # Class of executed instruction 18110220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdShiftAcc 0 0.00% 71.19% # Class of executed instruction 18210220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdSqrt 0 0.00% 71.19% # Class of executed instruction 18310220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatAdd 0 0.00% 71.19% # Class of executed instruction 18410220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatAlu 0 0.00% 71.19% # Class of executed instruction 18510220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatCmp 0 0.00% 71.19% # Class of executed instruction 18610220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatCvt 0 0.00% 71.19% # Class of executed instruction 18710220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatDiv 0 0.00% 71.19% # Class of executed instruction 18810220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatMisc 0 0.00% 71.19% # Class of executed instruction 18910220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatMult 0 0.00% 71.19% # Class of executed instruction 19010220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatMultAcc 0 0.00% 71.19% # Class of executed instruction 19110220Sandreas.hansson@arm.comsystem.cpu.op_class::SimdFloatSqrt 0 0.00% 71.19% # Class of executed instruction 19210352Sandreas.hansson@arm.comsystem.cpu.op_class::MemRead 9975082 16.61% 87.80% # Class of executed instruction 19310220Sandreas.hansson@arm.comsystem.cpu.op_class::MemWrite 6374117 10.61% 98.42% # Class of executed instruction 19410352Sandreas.hansson@arm.comsystem.cpu.op_class::IprAccess 951209 1.58% 100.00% # Class of executed instruction 19510220Sandreas.hansson@arm.comsystem.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 19610352Sandreas.hansson@arm.comsystem.cpu.op_class::total 60050271 # Class of executed instruction 1972968SN/Asystem.cpu.kern.inst.arm 0 # number of arm instructions executed 1988721SN/Asystem.cpu.kern.inst.quiesce 6357 # number of quiesce instructions executed 19910352Sandreas.hansson@arm.comsystem.cpu.kern.inst.hwrei 211318 # number of hwrei instructions executed 2006291SN/Asystem.cpu.kern.ipl_count::0 74830 40.99% 40.99% # number of times we switched to this ipl 2016291SN/Asystem.cpu.kern.ipl_count::21 243 0.13% 41.12% # number of times we switched to this ipl 2026291SN/Asystem.cpu.kern.ipl_count::22 1866 1.02% 42.14% # number of times we switched to this ipl 20310352Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::31 105622 57.86% 100.00% # number of times we switched to this ipl 20410352Sandreas.hansson@arm.comsystem.cpu.kern.ipl_count::total 182561 # number of times we switched to this ipl 2056291SN/Asystem.cpu.kern.ipl_good::0 73463 49.29% 49.29% # number of times we switched to this ipl from a different ipl 2066291SN/Asystem.cpu.kern.ipl_good::21 243 0.16% 49.46% # number of times we switched to this ipl from a different ipl 2076291SN/Asystem.cpu.kern.ipl_good::22 1866 1.25% 50.71% # number of times we switched to this ipl from a different ipl 2086291SN/Asystem.cpu.kern.ipl_good::31 73463 49.29% 100.00% # number of times we switched to this ipl from a different ipl 2096127SN/Asystem.cpu.kern.ipl_good::total 149035 # number of times we switched to this ipl from a different ipl 21010352Sandreas.hansson@arm.comsystem.cpu.kern.ipl_ticks::0 1811927133000 99.05% 99.05% # number of cycles we spent at this ipl 2116291SN/Asystem.cpu.kern.ipl_ticks::21 20110000 0.00% 99.05% # number of cycles we spent at this ipl 2126291SN/Asystem.cpu.kern.ipl_ticks::22 80238000 0.00% 99.05% # number of cycles we spent at this ipl 21310352Sandreas.hansson@arm.comsystem.cpu.kern.ipl_ticks::31 17304360500 0.95% 100.00% # number of cycles we spent at this ipl 21410352Sandreas.hansson@arm.comsystem.cpu.kern.ipl_ticks::total 1829331841500 # number of cycles we spent at this ipl 2156127SN/Asystem.cpu.kern.ipl_used::0 0.981732 # fraction of swpipl calls that actually changed the ipl 2166127SN/Asystem.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 2176127SN/Asystem.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 21810352Sandreas.hansson@arm.comsystem.cpu.kern.ipl_used::31 0.695527 # fraction of swpipl calls that actually changed the ipl 21910352Sandreas.hansson@arm.comsystem.cpu.kern.ipl_used::total 0.816357 # fraction of swpipl calls that actually changed the ipl 2206291SN/Asystem.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed 2216291SN/Asystem.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed 2226291SN/Asystem.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed 2236291SN/Asystem.cpu.kern.syscall::6 42 12.88% 25.77% # number of syscalls executed 2246291SN/Asystem.cpu.kern.syscall::12 1 0.31% 26.07% # number of syscalls executed 2256291SN/Asystem.cpu.kern.syscall::15 1 0.31% 26.38% # number of syscalls executed 2266291SN/Asystem.cpu.kern.syscall::17 15 4.60% 30.98% # number of syscalls executed 2276291SN/Asystem.cpu.kern.syscall::19 10 3.07% 34.05% # number of syscalls executed 2286291SN/Asystem.cpu.kern.syscall::20 6 1.84% 35.89% # number of syscalls executed 2296291SN/Asystem.cpu.kern.syscall::23 4 1.23% 37.12% # number of syscalls executed 2306291SN/Asystem.cpu.kern.syscall::24 6 1.84% 38.96% # number of syscalls executed 2316291SN/Asystem.cpu.kern.syscall::33 11 3.37% 42.33% # number of syscalls executed 2326291SN/Asystem.cpu.kern.syscall::41 2 0.61% 42.94% # number of syscalls executed 2336291SN/Asystem.cpu.kern.syscall::45 54 16.56% 59.51% # number of syscalls executed 2346291SN/Asystem.cpu.kern.syscall::47 6 1.84% 61.35% # number of syscalls executed 2356291SN/Asystem.cpu.kern.syscall::48 10 3.07% 64.42% # number of syscalls executed 2366291SN/Asystem.cpu.kern.syscall::54 10 3.07% 67.48% # number of syscalls executed 2376291SN/Asystem.cpu.kern.syscall::58 1 0.31% 67.79% # number of syscalls executed 2386291SN/Asystem.cpu.kern.syscall::59 7 2.15% 69.94% # number of syscalls executed 2396291SN/Asystem.cpu.kern.syscall::71 54 16.56% 86.50% # number of syscalls executed 2406291SN/Asystem.cpu.kern.syscall::73 3 0.92% 87.42% # number of syscalls executed 2416291SN/Asystem.cpu.kern.syscall::74 16 4.91% 92.33% # number of syscalls executed 2426291SN/Asystem.cpu.kern.syscall::87 1 0.31% 92.64% # number of syscalls executed 2436291SN/Asystem.cpu.kern.syscall::90 3 0.92% 93.56% # number of syscalls executed 2446291SN/Asystem.cpu.kern.syscall::92 9 2.76% 96.32% # number of syscalls executed 2456291SN/Asystem.cpu.kern.syscall::97 2 0.61% 96.93% # number of syscalls executed 2466291SN/Asystem.cpu.kern.syscall::98 2 0.61% 97.55% # number of syscalls executed 2476291SN/Asystem.cpu.kern.syscall::132 4 1.23% 98.77% # number of syscalls executed 2486291SN/Asystem.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed 2496291SN/Asystem.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed 2506127SN/Asystem.cpu.kern.syscall::total 326 # number of syscalls executed 2518721SN/Asystem.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 2528721SN/Asystem.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed 2538721SN/Asystem.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed 2548721SN/Asystem.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed 2558721SN/Asystem.cpu.kern.callpal::swpctx 4177 2.17% 2.18% # number of callpals executed 2568721SN/Asystem.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed 2578721SN/Asystem.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed 25810352Sandreas.hansson@arm.comsystem.cpu.kern.callpal::swpipl 175248 91.19% 93.40% # number of callpals executed 2598721SN/Asystem.cpu.kern.callpal::rdps 6771 3.52% 96.92% # number of callpals executed 2608721SN/Asystem.cpu.kern.callpal::wrkgp 1 0.00% 96.92% # number of callpals executed 2618721SN/Asystem.cpu.kern.callpal::wrusp 7 0.00% 96.92% # number of callpals executed 2628721SN/Asystem.cpu.kern.callpal::rdusp 9 0.00% 96.93% # number of callpals executed 2638721SN/Asystem.cpu.kern.callpal::whami 2 0.00% 96.93% # number of callpals executed 2648721SN/Asystem.cpu.kern.callpal::rti 5203 2.71% 99.64% # number of callpals executed 2658721SN/Asystem.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed 2668721SN/Asystem.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed 26710352Sandreas.hansson@arm.comsystem.cpu.kern.callpal::total 192179 # number of callpals executed 2689797Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch::kernel 5949 # number of protection mode switches 26910352Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch::user 1737 # number of protection mode switches 2709797Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch::idle 2097 # number of protection mode switches 27110352Sandreas.hansson@arm.comsystem.cpu.kern.mode_good::kernel 1908 27210352Sandreas.hansson@arm.comsystem.cpu.kern.mode_good::user 1737 2738721SN/Asystem.cpu.kern.mode_good::idle 171 27410352Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch_good::kernel 0.320726 # fraction of useful protection mode switches 2758721SN/Asystem.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 2769797Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch_good::idle 0.081545 # fraction of useful protection mode switches 27710352Sandreas.hansson@arm.comsystem.cpu.kern.mode_switch_good::total 0.390064 # fraction of useful protection mode switches 27810352Sandreas.hansson@arm.comsystem.cpu.kern.mode_ticks::kernel 26834199500 1.47% 1.47% # number of ticks spent at the given mode 27910352Sandreas.hansson@arm.comsystem.cpu.kern.mode_ticks::user 1465069000 0.08% 1.55% # number of ticks spent at the given mode 28010352Sandreas.hansson@arm.comsystem.cpu.kern.mode_ticks::idle 1801032572000 98.45% 100.00% # number of ticks spent at the given mode 2818721SN/Asystem.cpu.kern.swap_context 4178 # number of times the context was actually changed 2822968SN/Asystem.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 2832968SN/Asystem.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 2842968SN/Asystem.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 2852968SN/Asystem.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 2868721SN/Asystem.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 2878983Snate@binkert.orgsystem.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 2888721SN/Asystem.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 2898721SN/Asystem.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 2908983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post 2918721SN/Asystem.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 2928721SN/Asystem.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 2938983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post 2948721SN/Asystem.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR 2958721SN/Asystem.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 2968983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post 2978721SN/Asystem.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 2988721SN/Asystem.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 2998983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post 3008721SN/Asystem.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR 3018721SN/Asystem.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 3028983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post 3038721SN/Asystem.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 3048721SN/Asystem.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 3058983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 3068721SN/Asystem.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 3078721SN/Asystem.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 3088983Snate@binkert.orgsystem.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 3098721SN/Asystem.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 3108983Snate@binkert.orgsystem.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 3118721SN/Asystem.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 3122968SN/Asystem.tsunami.ethernet.droppedPackets 0 # number of packets dropped 3139797Sandreas.hansson@arm.comsystem.iobus.throughput 1480181 # Throughput (bytes/s) 3149729Sandreas.hansson@arm.comsystem.iobus.data_through_bus 2707742 # Total data (bytes) 31510352Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 919591 # number of replacements 31610352Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 511.215239 # Cycle average of tags in use 31710352Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 59130053 # Total number of references to valid blocks. 31810352Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 920103 # Sample count of references to valid blocks. 31910352Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 64.264602 # Average number of references to valid blocks. 3209885Sstever@gmail.comsystem.cpu.icache.tags.warmup_cycle 9686972500 # Cycle when the warmup percentage was hit. 32110352Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 511.215239 # Average occupied blocks per requestor 3229885Sstever@gmail.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.998467 # Average percentage of cache occupancy 3239885Sstever@gmail.comsystem.cpu.icache.tags.occ_percent::total 0.998467 # Average percentage of cache occupancy 32410036SAli.Saidi@ARM.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 32510036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id 32610036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 117 # Occupied blocks per task id 32710036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 332 # Occupied blocks per task id 32810036SAli.Saidi@ARM.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 32910352Sandreas.hansson@arm.comsystem.cpu.icache.tags.tag_accesses 60970489 # Number of tag accesses 33010352Sandreas.hansson@arm.comsystem.cpu.icache.tags.data_accesses 60970489 # Number of data accesses 33110352Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 59130053 # number of ReadReq hits 33210352Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 59130053 # number of ReadReq hits 33310352Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 59130053 # number of demand (read+write) hits 33410352Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 59130053 # number of demand (read+write) hits 33510352Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 59130053 # number of overall hits 33610352Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 59130053 # number of overall hits 33710352Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 920218 # number of ReadReq misses 33810352Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 920218 # number of ReadReq misses 33910352Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 920218 # number of demand (read+write) misses 34010352Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 920218 # number of demand (read+write) misses 34110352Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 920218 # number of overall misses 34210352Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 920218 # number of overall misses 34310352Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 60050271 # number of ReadReq accesses(hits+misses) 34410352Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 60050271 # number of ReadReq accesses(hits+misses) 34510352Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 60050271 # number of demand (read+write) accesses 34610352Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 60050271 # number of demand (read+write) accesses 34710352Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 60050271 # number of overall (read+write) accesses 34810352Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 60050271 # number of overall (read+write) accesses 3498835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.015324 # miss rate for ReadReq accesses 3509055Ssaidi@eecs.umich.edusystem.cpu.icache.ReadReq_miss_rate::total 0.015324 # miss rate for ReadReq accesses 3518835SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.015324 # miss rate for demand accesses 3529055Ssaidi@eecs.umich.edusystem.cpu.icache.demand_miss_rate::total 0.015324 # miss rate for demand accesses 3538835SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.015324 # miss rate for overall accesses 3549055Ssaidi@eecs.umich.edusystem.cpu.icache.overall_miss_rate::total 0.015324 # miss rate for overall accesses 3558721SN/Asystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 3568721SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3578721SN/Asystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 3588721SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 3598983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 3608983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 3618721SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 3628721SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 3638721SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 36410352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 992295 # number of replacements 36510352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 65424.374544 # Cycle average of tags in use 36610352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 2433214 # Total number of references to valid blocks. 36710352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.sampled_refs 1057458 # Sample count of references to valid blocks. 36810352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 2.301003 # Average number of references to valid blocks. 3699885Sstever@gmail.comsystem.cpu.l2cache.tags.warmup_cycle 614754000 # Cycle when the warmup percentage was hit. 37010352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 56309.107765 # Average occupied blocks per requestor 37110352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 4867.336412 # Average occupied blocks per requestor 37210352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 4247.930367 # Average occupied blocks per requestor 3739797Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.859209 # Average percentage of cache occupancy 3749797Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.074270 # Average percentage of cache occupancy 3759797Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.064818 # Average percentage of cache occupancy 3769885Sstever@gmail.comsystem.cpu.l2cache.tags.occ_percent::total 0.998297 # Average percentage of cache occupancy 37710036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 65163 # Occupied blocks per task id 37810036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 781 # Occupied blocks per task id 37910036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 3260 # Occupied blocks per task id 38010036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 4024 # Occupied blocks per task id 38110352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 3048 # Occupied blocks per task id 38210352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 54050 # Occupied blocks per task id 38310036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.994308 # Percentage of cache occupancy per task id 38410352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tag_accesses 31737120 # Number of tag accesses 38510352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.data_accesses 31737120 # Number of data accesses 38610352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 906794 # number of ReadReq hits 38710352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.data 811217 # number of ReadReq hits 38810352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::total 1718011 # number of ReadReq hits 38910352Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::writebacks 833475 # number of Writeback hits 39010352Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::total 833475 # number of Writeback hits 3919289Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits 3929289Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits 39310352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 187228 # number of ReadExReq hits 39410352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 187228 # number of ReadExReq hits 39510352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 906794 # number of demand (read+write) hits 39610352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 998445 # number of demand (read+write) hits 39710352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 1905239 # number of demand (read+write) hits 39810352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 906794 # number of overall hits 39910352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 998445 # number of overall hits 40010352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 1905239 # number of overall hits 4019797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 13406 # number of ReadReq misses 4029289Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 927640 # number of ReadReq misses 4039797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 941046 # number of ReadReq misses 4049289Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 12 # number of UpgradeReq misses 4059289Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 12 # number of UpgradeReq misses 40610352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 117111 # number of ReadExReq misses 40710352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 117111 # number of ReadExReq misses 4089797Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 13406 # number of demand (read+write) misses 40910352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 1044751 # number of demand (read+write) misses 41010352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 1058157 # number of demand (read+write) misses 4119797Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 13406 # number of overall misses 41210352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 1044751 # number of overall misses 41310352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 1058157 # number of overall misses 41410352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 920200 # number of ReadReq accesses(hits+misses) 41510352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 1738857 # number of ReadReq accesses(hits+misses) 41610352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 2659057 # number of ReadReq accesses(hits+misses) 41710352Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::writebacks 833475 # number of Writeback accesses(hits+misses) 41810352Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::total 833475 # number of Writeback accesses(hits+misses) 4199289Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 16 # number of UpgradeReq accesses(hits+misses) 4209289Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 16 # number of UpgradeReq accesses(hits+misses) 42110352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 304339 # number of ReadExReq accesses(hits+misses) 42210352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 304339 # number of ReadExReq accesses(hits+misses) 42310352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 920200 # number of demand (read+write) accesses 42410352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 2043196 # number of demand (read+write) accesses 42510352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 2963396 # number of demand (read+write) accesses 42610352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 920200 # number of overall (read+write) accesses 42710352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 2043196 # number of overall (read+write) accesses 42810352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 2963396 # number of overall (read+write) accesses 4299962Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014569 # miss rate for ReadReq accesses 43010352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.533477 # miss rate for ReadReq accesses 43110352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.353902 # miss rate for ReadReq accesses 4329289Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.750000 # miss rate for UpgradeReq accesses 4339289Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.750000 # miss rate for UpgradeReq accesses 43410352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.384804 # miss rate for ReadExReq accesses 43510352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.384804 # miss rate for ReadExReq accesses 4369962Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.014569 # miss rate for demand accesses 43710352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.511332 # miss rate for demand accesses 43810352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.357076 # miss rate for demand accesses 4399962Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.014569 # miss rate for overall accesses 44010352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.511332 # miss rate for overall accesses 44110352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.357076 # miss rate for overall accesses 4429289Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 4439289Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 4449289Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 4459289Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 4469289Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 4479289Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 4489289Sandreas.hansson@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 4499289Sandreas.hansson@arm.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 45010352Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::writebacks 74285 # number of writebacks 45110352Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::total 74285 # number of writebacks 4529289Sandreas.hansson@arm.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 45310352Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 2042683 # number of replacements 4549885Sstever@gmail.comsystem.cpu.dcache.tags.tagsinuse 511.997802 # Cycle average of tags in use 45510352Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 14038451 # Total number of references to valid blocks. 45610352Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 2043195 # Sample count of references to valid blocks. 45710352Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 6.870833 # Average number of references to valid blocks. 4589885Sstever@gmail.comsystem.cpu.dcache.tags.warmup_cycle 10840000 # Cycle when the warmup percentage was hit. 4599885Sstever@gmail.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 511.997802 # Average occupied blocks per requestor 4609885Sstever@gmail.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999996 # Average percentage of cache occupancy 4619885Sstever@gmail.comsystem.cpu.dcache.tags.occ_percent::total 0.999996 # Average percentage of cache occupancy 46210036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 46310036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 443 # Occupied blocks per task id 46410036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 66 # Occupied blocks per task id 46510036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 3 # Occupied blocks per task id 46610036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 46710352Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tag_accesses 66369784 # Number of tag accesses 46810352Sandreas.hansson@arm.comsystem.cpu.dcache.tags.data_accesses 66369784 # Number of data accesses 46910352Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 7807792 # number of ReadReq hits 47010352Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 7807792 # number of ReadReq hits 47110352Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 5848219 # number of WriteReq hits 47210352Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 5848219 # number of WriteReq hits 47310352Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 183142 # number of LoadLockedReq hits 47410352Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 183142 # number of LoadLockedReq hits 4759797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 199282 # number of StoreCondReq hits 4769797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 199282 # number of StoreCondReq hits 47710352Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 13656011 # number of demand (read+write) hits 47810352Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 13656011 # number of demand (read+write) hits 47910352Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 13656011 # number of overall hits 48010352Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 13656011 # number of overall hits 48110352Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 1721696 # number of ReadReq misses 48210352Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 1721696 # number of ReadReq misses 48310352Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 304355 # number of WriteReq misses 48410352Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 304355 # number of WriteReq misses 48510352Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 17161 # number of LoadLockedReq misses 48610352Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 17161 # number of LoadLockedReq misses 48710352Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 2026051 # number of demand (read+write) misses 48810352Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 2026051 # number of demand (read+write) misses 48910352Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 2026051 # number of overall misses 49010352Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 2026051 # number of overall misses 49110352Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 9529488 # number of ReadReq accesses(hits+misses) 49210352Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 9529488 # number of ReadReq accesses(hits+misses) 4939797Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 6152574 # number of WriteReq accesses(hits+misses) 4949797Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 6152574 # number of WriteReq accesses(hits+misses) 4959797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 200303 # number of LoadLockedReq accesses(hits+misses) 4969797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 200303 # number of LoadLockedReq accesses(hits+misses) 4979797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 199282 # number of StoreCondReq accesses(hits+misses) 4989797Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 199282 # number of StoreCondReq accesses(hits+misses) 49910352Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 15682062 # number of demand (read+write) accesses 50010352Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 15682062 # number of demand (read+write) accesses 50110352Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 15682062 # number of overall (read+write) accesses 50210352Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 15682062 # number of overall (read+write) accesses 50310352Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.180670 # miss rate for ReadReq accesses 50410352Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.180670 # miss rate for ReadReq accesses 50510352Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.049468 # miss rate for WriteReq accesses 50610352Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.049468 # miss rate for WriteReq accesses 50710352Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.085675 # miss rate for LoadLockedReq accesses 50810352Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.085675 # miss rate for LoadLockedReq accesses 50910352Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.129195 # miss rate for demand accesses 51010352Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.129195 # miss rate for demand accesses 51110352Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.129195 # miss rate for overall accesses 51210352Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.129195 # miss rate for overall accesses 5139481Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 5149481Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5159481Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 5169481Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 5179481Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 5189481Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 5199481Snilay@cs.wisc.edusystem.cpu.dcache.fast_writes 0 # number of fast writes performed 5209481Snilay@cs.wisc.edusystem.cpu.dcache.cache_copies 0 # number of cache copies performed 52110352Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::writebacks 833475 # number of writebacks 52210352Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::total 833475 # number of writebacks 5239481Snilay@cs.wisc.edusystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 52410352Sandreas.hansson@arm.comsystem.cpu.toL2Bus.throughput 134320283 # Throughput (bytes/s) 52510352Sandreas.hansson@arm.comsystem.cpu.toL2Bus.data_through_bus 243047022 # Total data (bytes) 52610352Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_data_through_bus 2669376 # Total snoop data (bytes) 5272968SN/A 5282968SN/A---------- End Simulation Statistics ---------- 529