stats.txt revision 9978
17860SN/A 27860SN/A---------- Begin Simulation Statistics ---------- 39978Sandreas.hansson@arm.comsim_seconds 0.026816 # Number of seconds simulated 49978Sandreas.hansson@arm.comsim_ticks 26816405500 # Number of ticks simulated 59978Sandreas.hansson@arm.comfinal_tick 26816405500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 67860SN/Asim_freq 1000000000000 # Frequency of simulated ticks 79978Sandreas.hansson@arm.comhost_inst_rate 109329 # Simulator instruction rate (inst/s) 89978Sandreas.hansson@arm.comhost_op_rate 155152 # Simulator op (including micro ops) rate (op/s) 99978Sandreas.hansson@arm.comhost_tick_rate 41346943 # Simulator tick rate (ticks/s) 109978Sandreas.hansson@arm.comhost_mem_usage 283460 # Number of bytes of host memory used 119978Sandreas.hansson@arm.comhost_seconds 648.57 # Real time elapsed on the host 129459Ssaidi@eecs.umich.edusim_insts 70907629 # Number of instructions simulated 139459Ssaidi@eecs.umich.edusim_ops 100626876 # Number of ops (including micro ops) simulated 149978Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 298432 # Number of bytes read from this memory 159978Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 7942848 # Number of bytes read from this memory 169978Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 8241280 # Number of bytes read from this memory 179978Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 298432 # Number of instructions bytes read from this memory 189978Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 298432 # Number of instructions bytes read from this memory 199978Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 5372096 # Number of bytes written to this memory 209978Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 5372096 # Number of bytes written to this memory 219978Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 4663 # Number of read requests responded to by this memory 229978Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 124107 # Number of read requests responded to by this memory 239978Sandreas.hansson@arm.comsystem.physmem.num_reads::total 128770 # Number of read requests responded to by this memory 249978Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 83939 # Number of write requests responded to by this memory 259978Sandreas.hansson@arm.comsystem.physmem.num_writes::total 83939 # Number of write requests responded to by this memory 269978Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 11128710 # Total read bandwidth from this memory (bytes/s) 279978Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 296193612 # Total read bandwidth from this memory (bytes/s) 289978Sandreas.hansson@arm.comsystem.physmem.bw_read::total 307322322 # Total read bandwidth from this memory (bytes/s) 299978Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 11128710 # Instruction read bandwidth from this memory (bytes/s) 309978Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 11128710 # Instruction read bandwidth from this memory (bytes/s) 319978Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 200328713 # Write bandwidth from this memory (bytes/s) 329978Sandreas.hansson@arm.comsystem.physmem.bw_write::total 200328713 # Write bandwidth from this memory (bytes/s) 339978Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 200328713 # Total bandwidth to/from this memory (bytes/s) 349978Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 11128710 # Total bandwidth to/from this memory (bytes/s) 359978Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 296193612 # Total bandwidth to/from this memory (bytes/s) 369978Sandreas.hansson@arm.comsystem.physmem.bw_total::total 507651035 # Total bandwidth to/from this memory (bytes/s) 379978Sandreas.hansson@arm.comsystem.physmem.readReqs 128770 # Number of read requests accepted 389978Sandreas.hansson@arm.comsystem.physmem.writeReqs 83939 # Number of write requests accepted 399978Sandreas.hansson@arm.comsystem.physmem.readBursts 128770 # Number of DRAM read bursts, including those serviced by the write queue 409978Sandreas.hansson@arm.comsystem.physmem.writeBursts 83939 # Number of DRAM write bursts, including those merged in the write queue 419978Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 8241152 # Total number of bytes read from DRAM 429978Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 128 # Total number of bytes read from write queue 439978Sandreas.hansson@arm.comsystem.physmem.bytesWritten 5371520 # Total number of bytes written to DRAM 449978Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 8241280 # Total read bytes from the system interface side 459978Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 5372096 # Total written bytes from the system interface side 469978Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 2 # Number of DRAM read bursts serviced by the write queue 479978Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 489978Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 318 # Number of requests that are neither read nor write 499978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 8144 # Per bank write bursts 509978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 8386 # Per bank write bursts 519978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 8247 # Per bank write bursts 529978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 8164 # Per bank write bursts 539978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 8296 # Per bank write bursts 549978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 8451 # Per bank write bursts 559978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 8094 # Per bank write bursts 569978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 7961 # Per bank write bursts 579978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 8061 # Per bank write bursts 589978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 7610 # Per bank write bursts 599978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 7787 # Per bank write bursts 609978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 7813 # Per bank write bursts 619978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 7882 # Per bank write bursts 629978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 7886 # Per bank write bursts 639978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 7979 # Per bank write bursts 649978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 8007 # Per bank write bursts 659978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 5180 # Per bank write bursts 669978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 5376 # Per bank write bursts 679978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 5287 # Per bank write bursts 689978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 5157 # Per bank write bursts 699978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 5265 # Per bank write bursts 709978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 5517 # Per bank write bursts 719978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 5205 # Per bank write bursts 729978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 5049 # Per bank write bursts 739978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 5030 # Per bank write bursts 749978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 5090 # Per bank write bursts 759978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 5251 # Per bank write bursts 769978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 5144 # Per bank write bursts 779978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 5342 # Per bank write bursts 789978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 5363 # Per bank write bursts 799978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 5451 # Per bank write bursts 809978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 5223 # Per bank write bursts 819978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 829978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 839978Sandreas.hansson@arm.comsystem.physmem.totGap 26816294000 # Total gap between requests 849978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 859978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 869978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 879978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 889978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 899978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 909978Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 128770 # Read request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 939978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 949978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 959978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 969978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 979978Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 83939 # Write request sizes (log2) 989978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 72833 # What read queue length does an incoming req see 999978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 54568 # What read queue length does an incoming req see 1009978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 1301 # What read queue length does an incoming req see 1019978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 59 # What read queue length does an incoming req see 1029978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see 1039322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 1049322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 1069312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1309978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 3673 # What write queue length does an incoming req see 1319978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 3683 # What write queue length does an incoming req see 1329978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 3685 # What write queue length does an incoming req see 1339978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 3690 # What write queue length does an incoming req see 1349978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 3686 # What write queue length does an incoming req see 1359978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 3682 # What write queue length does an incoming req see 1369978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 3680 # What write queue length does an incoming req see 1379978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 3694 # What write queue length does an incoming req see 1389978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 3679 # What write queue length does an incoming req see 1399978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 3683 # What write queue length does an incoming req see 1409978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 3685 # What write queue length does an incoming req see 1419978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 3678 # What write queue length does an incoming req see 1429978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 3681 # What write queue length does an incoming req see 1439978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 3689 # What write queue length does an incoming req see 1449978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 3707 # What write queue length does an incoming req see 1459978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 3772 # What write queue length does an incoming req see 1469978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 3727 # What write queue length does an incoming req see 1479978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 3952 # What write queue length does an incoming req see 1489978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 3874 # What write queue length does an incoming req see 1499978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 3939 # What write queue length does an incoming req see 1509978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 4329 # What write queue length does an incoming req see 1519978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 5011 # What write queue length does an incoming req see 1529978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 51 # What write queue length does an incoming req see 1539978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 8 # What write queue length does an incoming req see 1549978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 1 # What write queue length does an incoming req see 1559978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1569797Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1579797Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1589312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1599312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1609312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1619312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 1629978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 37861 # Bytes accessed per row activation 1639978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 359.431816 # Bytes accessed per row activation 1649978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 174.292002 # Bytes accessed per row activation 1659978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 695.442994 # Bytes accessed per row activation 1669978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::64-65 15095 39.87% 39.87% # Bytes accessed per row activation 1679978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-129 5646 14.91% 54.78% # Bytes accessed per row activation 1689978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::192-193 3407 9.00% 63.78% # Bytes accessed per row activation 1699978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-257 2352 6.21% 69.99% # Bytes accessed per row activation 1709978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::320-321 1734 4.58% 74.57% # Bytes accessed per row activation 1719978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-385 1565 4.13% 78.71% # Bytes accessed per row activation 1729978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::448-449 1073 2.83% 81.54% # Bytes accessed per row activation 1739978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-513 929 2.45% 83.99% # Bytes accessed per row activation 1749978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::576-577 665 1.76% 85.75% # Bytes accessed per row activation 1759978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-641 565 1.49% 87.24% # Bytes accessed per row activation 1769978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::704-705 384 1.01% 88.26% # Bytes accessed per row activation 1779978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-769 558 1.47% 89.73% # Bytes accessed per row activation 1789978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::832-833 286 0.76% 90.49% # Bytes accessed per row activation 1799978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-897 361 0.95% 91.44% # Bytes accessed per row activation 1809978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::960-961 176 0.46% 91.90% # Bytes accessed per row activation 1819978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1025 218 0.58% 92.48% # Bytes accessed per row activation 1829978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1088-1089 133 0.35% 92.83% # Bytes accessed per row activation 1839978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1152-1153 247 0.65% 93.48% # Bytes accessed per row activation 1849978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1216-1217 117 0.31% 93.79% # Bytes accessed per row activation 1859978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1280-1281 270 0.71% 94.51% # Bytes accessed per row activation 1869978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1344-1345 104 0.27% 94.78% # Bytes accessed per row activation 1879978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1408-1409 418 1.10% 95.88% # Bytes accessed per row activation 1889978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1472-1473 100 0.26% 96.15% # Bytes accessed per row activation 1899978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1536-1537 243 0.64% 96.79% # Bytes accessed per row activation 1909978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1600-1601 38 0.10% 96.89% # Bytes accessed per row activation 1919978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1664-1665 144 0.38% 97.27% # Bytes accessed per row activation 1929978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1728-1729 38 0.10% 97.37% # Bytes accessed per row activation 1939978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1792-1793 86 0.23% 97.60% # Bytes accessed per row activation 1949978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1856-1857 29 0.08% 97.68% # Bytes accessed per row activation 1959978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1920-1921 54 0.14% 97.82% # Bytes accessed per row activation 1969978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1984-1985 16 0.04% 97.86% # Bytes accessed per row activation 1979978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2048-2049 43 0.11% 97.97% # Bytes accessed per row activation 1989978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2112-2113 22 0.06% 98.03% # Bytes accessed per row activation 1999978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2176-2177 34 0.09% 98.12% # Bytes accessed per row activation 2009978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2240-2241 17 0.04% 98.17% # Bytes accessed per row activation 2019978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2304-2305 32 0.08% 98.25% # Bytes accessed per row activation 2029978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2368-2369 11 0.03% 98.28% # Bytes accessed per row activation 2039978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2432-2433 29 0.08% 98.36% # Bytes accessed per row activation 2049978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2496-2497 17 0.04% 98.40% # Bytes accessed per row activation 2059978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2560-2561 31 0.08% 98.48% # Bytes accessed per row activation 2069978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2624-2625 15 0.04% 98.52% # Bytes accessed per row activation 2079978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2688-2689 15 0.04% 98.56% # Bytes accessed per row activation 2089978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2752-2753 11 0.03% 98.59% # Bytes accessed per row activation 2099978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2816-2817 16 0.04% 98.63% # Bytes accessed per row activation 2109978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2880-2881 11 0.03% 98.66% # Bytes accessed per row activation 2119978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2944-2945 9 0.02% 98.69% # Bytes accessed per row activation 2129978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3008-3009 8 0.02% 98.71% # Bytes accessed per row activation 2139978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3072-3073 21 0.06% 98.76% # Bytes accessed per row activation 2149978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3136-3137 4 0.01% 98.77% # Bytes accessed per row activation 2159978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3200-3201 10 0.03% 98.80% # Bytes accessed per row activation 2169978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3264-3265 11 0.03% 98.83% # Bytes accessed per row activation 2179978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3328-3329 21 0.06% 98.89% # Bytes accessed per row activation 2189978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3392-3393 8 0.02% 98.91% # Bytes accessed per row activation 2199978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3456-3457 7 0.02% 98.93% # Bytes accessed per row activation 2209978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3520-3521 6 0.02% 98.94% # Bytes accessed per row activation 2219978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3584-3585 11 0.03% 98.97% # Bytes accessed per row activation 2229978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3648-3649 10 0.03% 99.00% # Bytes accessed per row activation 2239978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3712-3713 5 0.01% 99.01% # Bytes accessed per row activation 2249978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3776-3777 7 0.02% 99.03% # Bytes accessed per row activation 2259978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3840-3841 17 0.04% 99.07% # Bytes accessed per row activation 2269978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3904-3905 5 0.01% 99.09% # Bytes accessed per row activation 2279978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3968-3969 10 0.03% 99.11% # Bytes accessed per row activation 2289978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4032-4033 7 0.02% 99.13% # Bytes accessed per row activation 2299978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4096-4097 7 0.02% 99.15% # Bytes accessed per row activation 2309978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4160-4161 3 0.01% 99.16% # Bytes accessed per row activation 2319978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4224-4225 6 0.02% 99.17% # Bytes accessed per row activation 2329978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4288-4289 8 0.02% 99.19% # Bytes accessed per row activation 2339978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4352-4353 11 0.03% 99.22% # Bytes accessed per row activation 2349978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4416-4417 4 0.01% 99.23% # Bytes accessed per row activation 2359978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4480-4481 10 0.03% 99.26% # Bytes accessed per row activation 2369978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4544-4545 6 0.02% 99.28% # Bytes accessed per row activation 2379978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4608-4609 7 0.02% 99.29% # Bytes accessed per row activation 2389978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4672-4673 2 0.01% 99.30% # Bytes accessed per row activation 2399978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4736-4737 9 0.02% 99.32% # Bytes accessed per row activation 2409978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4800-4801 4 0.01% 99.33% # Bytes accessed per row activation 2419978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4864-4865 12 0.03% 99.37% # Bytes accessed per row activation 2429978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4928-4929 6 0.02% 99.38% # Bytes accessed per row activation 2439978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::4992-4993 8 0.02% 99.40% # Bytes accessed per row activation 2449978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5056-5057 2 0.01% 99.41% # Bytes accessed per row activation 2459978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5120-5121 13 0.03% 99.44% # Bytes accessed per row activation 2469978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5184-5185 5 0.01% 99.46% # Bytes accessed per row activation 2479978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5248-5249 11 0.03% 99.48% # Bytes accessed per row activation 2489978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5312-5313 6 0.02% 99.50% # Bytes accessed per row activation 2499978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5376-5377 8 0.02% 99.52% # Bytes accessed per row activation 2509978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5440-5441 5 0.01% 99.54% # Bytes accessed per row activation 2519978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5504-5505 10 0.03% 99.56% # Bytes accessed per row activation 2529978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5568-5569 6 0.02% 99.58% # Bytes accessed per row activation 2539978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5632-5633 10 0.03% 99.60% # Bytes accessed per row activation 2549978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5696-5697 7 0.02% 99.62% # Bytes accessed per row activation 2559978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5760-5761 3 0.01% 99.63% # Bytes accessed per row activation 2569978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5824-5825 4 0.01% 99.64% # Bytes accessed per row activation 2579978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5888-5889 3 0.01% 99.65% # Bytes accessed per row activation 2589978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::5952-5953 4 0.01% 99.66% # Bytes accessed per row activation 2599978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6016-6017 1 0.00% 99.66% # Bytes accessed per row activation 2609978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6080-6081 5 0.01% 99.68% # Bytes accessed per row activation 2619978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6144-6145 8 0.02% 99.70% # Bytes accessed per row activation 2629978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6208-6209 2 0.01% 99.70% # Bytes accessed per row activation 2639978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6272-6273 1 0.00% 99.70% # Bytes accessed per row activation 2649978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6336-6337 4 0.01% 99.71% # Bytes accessed per row activation 2659978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6400-6401 2 0.01% 99.72% # Bytes accessed per row activation 2669978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6464-6465 6 0.02% 99.74% # Bytes accessed per row activation 2679978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6528-6529 1 0.00% 99.74% # Bytes accessed per row activation 2689978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6592-6593 4 0.01% 99.75% # Bytes accessed per row activation 2699978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6656-6657 1 0.00% 99.75% # Bytes accessed per row activation 2709978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6720-6721 5 0.01% 99.76% # Bytes accessed per row activation 2719978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6784-6785 3 0.01% 99.77% # Bytes accessed per row activation 2729978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6848-6849 1 0.00% 99.78% # Bytes accessed per row activation 2739978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6912-6913 5 0.01% 99.79% # Bytes accessed per row activation 2749978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6976-6977 3 0.01% 99.80% # Bytes accessed per row activation 2759978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7040-7041 5 0.01% 99.81% # Bytes accessed per row activation 2769978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7104-7105 1 0.00% 99.81% # Bytes accessed per row activation 2779978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7168-7169 1 0.00% 99.82% # Bytes accessed per row activation 2789978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7232-7233 2 0.01% 99.82% # Bytes accessed per row activation 2799978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7296-7297 4 0.01% 99.83% # Bytes accessed per row activation 2809978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7360-7361 1 0.00% 99.83% # Bytes accessed per row activation 2819978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7424-7425 4 0.01% 99.84% # Bytes accessed per row activation 2829978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7552-7553 3 0.01% 99.85% # Bytes accessed per row activation 2839978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7616-7617 1 0.00% 99.85% # Bytes accessed per row activation 2849978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7680-7681 3 0.01% 99.86% # Bytes accessed per row activation 2859978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7744-7745 1 0.00% 99.87% # Bytes accessed per row activation 2869978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7808-7809 2 0.01% 99.87% # Bytes accessed per row activation 2879978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7872-7873 2 0.01% 99.88% # Bytes accessed per row activation 2889978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::7936-7937 3 0.01% 99.88% # Bytes accessed per row activation 2899978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::8064-8065 3 0.01% 99.89% # Bytes accessed per row activation 2909978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::8128-8129 5 0.01% 99.90% # Bytes accessed per row activation 2919978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::8192-8193 36 0.10% 100.00% # Bytes accessed per row activation 2929978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 37861 # Bytes accessed per row activation 2939978Sandreas.hansson@arm.comsystem.physmem.totQLat 3024623000 # Total ticks spent queuing 2949978Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 4968016750 # Total ticks spent from burst creation until serviced by the DRAM 2959978Sandreas.hansson@arm.comsystem.physmem.totBusLat 643840000 # Total ticks spent in databus transfers 2969978Sandreas.hansson@arm.comsystem.physmem.totBankLat 1299553750 # Total ticks spent accessing banks 2979978Sandreas.hansson@arm.comsystem.physmem.avgQLat 23488.93 # Average queueing delay per DRAM burst 2989978Sandreas.hansson@arm.comsystem.physmem.avgBankLat 10092.21 # Average bank access latency per DRAM burst 2999978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 3009978Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 38581.14 # Average memory access latency per DRAM burst 3019978Sandreas.hansson@arm.comsystem.physmem.avgRdBW 307.32 # Average DRAM read bandwidth in MiByte/s 3029978Sandreas.hansson@arm.comsystem.physmem.avgWrBW 200.31 # Average achieved write bandwidth in MiByte/s 3039978Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 307.32 # Average system read bandwidth in MiByte/s 3049978Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 200.33 # Average system write bandwidth in MiByte/s 3059978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 3069797Sandreas.hansson@arm.comsystem.physmem.busUtil 3.97 # Data bus utilization in percentage 3079978Sandreas.hansson@arm.comsystem.physmem.busUtilRead 2.40 # Data bus utilization in percentage for reads 3089978Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 1.56 # Data bus utilization in percentage for writes 3099978Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.19 # Average read queue length when enqueuing 3109978Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 9.76 # Average write queue length when enqueuing 3119978Sandreas.hansson@arm.comsystem.physmem.readRowHits 117866 # Number of row buffer hits during reads 3129978Sandreas.hansson@arm.comsystem.physmem.writeRowHits 56971 # Number of row buffer hits during writes 3139978Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 91.53 # Row buffer hit rate for reads 3149978Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 67.87 # Row buffer hit rate for writes 3159978Sandreas.hansson@arm.comsystem.physmem.avgGap 126070.33 # Average gap between requests 3169978Sandreas.hansson@arm.comsystem.physmem.pageHitRate 82.20 # Row buffer hit rate, read and write combined 3179978Sandreas.hansson@arm.comsystem.physmem.prechargeAllPercent 11.88 # Percentage of time for which DRAM has all the banks in precharge state 3189978Sandreas.hansson@arm.comsystem.membus.throughput 507651035 # Throughput (bytes/s) 3199978Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 26514 # Transaction distribution 3209978Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 26514 # Transaction distribution 3219978Sandreas.hansson@arm.comsystem.membus.trans_dist::Writeback 83939 # Transaction distribution 3229978Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 318 # Transaction distribution 3239978Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 318 # Transaction distribution 3249978Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 102256 # Transaction distribution 3259978Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 102256 # Transaction distribution 3269978Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 342115 # Packet count per connected master and slave (bytes) 3279978Sandreas.hansson@arm.comsystem.membus.pkt_count::total 342115 # Packet count per connected master and slave (bytes) 3289978Sandreas.hansson@arm.comsystem.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13613376 # Cumulative packet size per connected master and slave (bytes) 3299978Sandreas.hansson@arm.comsystem.membus.tot_pkt_size::total 13613376 # Cumulative packet size per connected master and slave (bytes) 3309978Sandreas.hansson@arm.comsystem.membus.data_through_bus 13613376 # Total data (bytes) 3319729Sandreas.hansson@arm.comsystem.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 3329978Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 934803500 # Layer occupancy (ticks) 3339729Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 3.5 # Layer utilization (%) 3349978Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 1203423433 # Layer occupancy (ticks) 3359729Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 4.5 # Layer utilization (%) 3369978Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 16622919 # Number of BP lookups 3379978Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 12749857 # Number of conditional branches predicted 3389978Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 605504 # Number of conditional branches incorrect 3399978Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 10570940 # Number of BTB lookups 3409978Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 7775711 # Number of BTB hits 3419481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 3429978Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 73.557423 # BTB Hit Percentage 3439978Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 1829148 # Number of times the RAS was used to get a target. 3449978Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 113993 # Number of incorrect RAS predictions. 3458317SN/Asystem.cpu.dtb.inst_hits 0 # ITB inst hits 3468317SN/Asystem.cpu.dtb.inst_misses 0 # ITB inst misses 3478317SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 3488317SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 3498317SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 3508317SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 3518317SN/Asystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 3528317SN/Asystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3538317SN/Asystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3548317SN/Asystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3558317SN/Asystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 3568317SN/Asystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 3578317SN/Asystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 3588317SN/Asystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 3598317SN/Asystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3608317SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 3618317SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 3628317SN/Asystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 3638317SN/Asystem.cpu.dtb.hits 0 # DTB hits 3648317SN/Asystem.cpu.dtb.misses 0 # DTB misses 3658317SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 3668317SN/Asystem.cpu.itb.inst_hits 0 # ITB inst hits 3678317SN/Asystem.cpu.itb.inst_misses 0 # ITB inst misses 3688317SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 3698317SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 3708317SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 3718317SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 3728317SN/Asystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 3738317SN/Asystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3748317SN/Asystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3758317SN/Asystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3768317SN/Asystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 3778317SN/Asystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 3788317SN/Asystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 3798317SN/Asystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 3808317SN/Asystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3818317SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 3828317SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 3838317SN/Asystem.cpu.itb.inst_accesses 0 # ITB inst accesses 3848317SN/Asystem.cpu.itb.hits 0 # DTB hits 3858317SN/Asystem.cpu.itb.misses 0 # DTB misses 3868317SN/Asystem.cpu.itb.accesses 0 # DTB accesses 3878317SN/Asystem.cpu.workload.num_syscalls 1946 # Number of system calls 3889978Sandreas.hansson@arm.comsystem.cpu.numCycles 53632812 # number of cpu cycles simulated 3898317SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 3908317SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 3919978Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 12575227 # Number of cycles fetch is stalled on an Icache miss 3929978Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 85200235 # Number of instructions fetch has processed 3939978Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 16622919 # Number of branches that fetch encountered 3949978Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 9604859 # Number of branches that fetch has predicted taken 3959978Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 21200799 # Number of cycles fetch has run and was not squashing or blocked 3969978Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 2368859 # Number of cycles fetch has spent squashing 3979978Sandreas.hansson@arm.comsystem.cpu.fetch.BlockedCycles 10684050 # Number of cycles fetch has spent blocked 3989978Sandreas.hansson@arm.comsystem.cpu.fetch.MiscStallCycles 61 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 3999978Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 493 # Number of stall cycles due to pending traps 4009978Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 31 # Number of stall cycles due to full MSHR 4019978Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 11692200 # Number of cache lines fetched 4029978Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 184239 # Number of outstanding Icache misses that were squashed 4039978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 46197272 # Number of instructions fetched each cycle (Total) 4049978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 2.582993 # Number of instructions fetched each cycle (Total) 4059978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 3.332808 # Number of instructions fetched each cycle (Total) 4068317SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 4079978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 25016575 54.15% 54.15% # Number of instructions fetched each cycle (Total) 4089978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 2138831 4.63% 58.78% # Number of instructions fetched each cycle (Total) 4099978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 1968354 4.26% 63.04% # Number of instructions fetched each cycle (Total) 4109978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 2045405 4.43% 67.47% # Number of instructions fetched each cycle (Total) 4119978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 1466932 3.18% 70.65% # Number of instructions fetched each cycle (Total) 4129978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 1376276 2.98% 73.62% # Number of instructions fetched each cycle (Total) 4139978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 961294 2.08% 75.71% # Number of instructions fetched each cycle (Total) 4149978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 1190217 2.58% 78.28% # Number of instructions fetched each cycle (Total) 4159978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 10033388 21.72% 100.00% # Number of instructions fetched each cycle (Total) 4168317SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 4178317SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 4188317SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 4199978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 46197272 # Number of instructions fetched each cycle (Total) 4209978Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.309939 # Number of branch fetches per cycle 4219978Sandreas.hansson@arm.comsystem.cpu.fetch.rate 1.588584 # Number of inst fetches per cycle 4229978Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 14661485 # Number of cycles decode is idle 4239978Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 9032065 # Number of cycles decode is blocked 4249978Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 19500717 # Number of cycles decode is running 4259978Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 1369785 # Number of cycles decode is unblocking 4269978Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 1633220 # Number of cycles decode is squashing 4279978Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 3334387 # Number of times decode resolved a branch 4289978Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 105402 # Number of times decode detected a branch misprediction 4299978Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 116870755 # Number of instructions handled by decode 4309978Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 365005 # Number of squashed instructions handled by decode 4319978Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 1633220 # Number of cycles rename is squashing 4329978Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 16370455 # Number of cycles rename is idle 4339978Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 2587455 # Number of cycles rename is blocking 4349978Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 1031873 # count of cycles rename stalled for serializing inst 4359978Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 19111398 # Number of cycles rename is running 4369978Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 5462871 # Number of cycles rename is unblocking 4379978Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 114984523 # Number of instructions processed by rename 4389978Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 171 # Number of times rename has blocked due to ROB full 4399978Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 15960 # Number of times rename has blocked due to IQ full 4409978Sandreas.hansson@arm.comsystem.cpu.rename.LSQFullEvents 4602334 # Number of times rename has blocked due to LSQ full 4419978Sandreas.hansson@arm.comsystem.cpu.rename.FullRegisterEvents 241 # Number of times there has been no free registers 4429978Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 115277175 # Number of destination operands rename has renamed 4439978Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 529754178 # Number of register rename lookups that rename has made 4449978Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 476504412 # Number of integer rename lookups 4459978Sandreas.hansson@arm.comsystem.cpu.rename.fp_rename_lookups 2548 # Number of floating rename lookups 4469459Ssaidi@eecs.umich.edusystem.cpu.rename.CommittedMaps 99132672 # Number of HB maps that are committed 4479978Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 16144503 # Number of HB maps that are undone due to squashing 4489978Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 20627 # count of serializing insts renamed 4499978Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 20613 # count of temporary serializing insts renamed 4509978Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 12986013 # count of insts added to the skid buffer 4519978Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 29603679 # Number of loads inserted to the mem dependence unit. 4529978Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 22442541 # Number of stores inserted to the mem dependence unit. 4539978Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingLoads 3905979 # Number of conflicting loads. 4549978Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingStores 4383979 # Number of conflicting stores. 4559978Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 111534291 # Number of instructions added to the IQ (excludes non-spec) 4569978Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 36144 # Number of non-speculative instructions added to the IQ 4579978Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 107247539 # Number of instructions issued 4589978Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 279427 # Number of squashed instructions issued 4599978Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 10792871 # Number of squashed instructions iterated over during squash; mainly for profiling 4609978Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 25872402 # Number of squashed operands that are examined and possibly removed from graph 4619978Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 2358 # Number of squashed non-spec instructions that were removed 4629978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 46197272 # Number of insts issued each cycle 4639978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 2.321512 # Number of insts issued each cycle 4649978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.989577 # Number of insts issued each cycle 4658317SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 4669978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 10946962 23.70% 23.70% # Number of insts issued each cycle 4679978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 8090791 17.51% 41.21% # Number of insts issued each cycle 4689978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 7422192 16.07% 57.28% # Number of insts issued each cycle 4699978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 7125519 15.42% 72.70% # Number of insts issued each cycle 4709978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 5414632 11.72% 84.42% # Number of insts issued each cycle 4719978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 3916527 8.48% 92.90% # Number of insts issued each cycle 4729978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 1842332 3.99% 96.89% # Number of insts issued each cycle 4739978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 865884 1.87% 98.76% # Number of insts issued each cycle 4749978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 572433 1.24% 100.00% # Number of insts issued each cycle 4758317SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 4768317SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 4778317SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 4789978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 46197272 # Number of insts issued each cycle 4798317SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 4809978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 111334 4.52% 4.52% # attempts to use FU when none available 4819978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 4.52% # attempts to use FU when none available 4829978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 4.52% # attempts to use FU when none available 4839978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 1 0.00% 4.52% # attempts to use FU when none available 4849978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 4.52% # attempts to use FU when none available 4859978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 4.52% # attempts to use FU when none available 4869978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 4.52% # attempts to use FU when none available 4879978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 4.52% # attempts to use FU when none available 4889978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.52% # attempts to use FU when none available 4899978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 4.52% # attempts to use FU when none available 4909978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.52% # attempts to use FU when none available 4919978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 4.52% # attempts to use FU when none available 4929978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 4.52% # attempts to use FU when none available 4939978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 4.52% # attempts to use FU when none available 4949978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 4.52% # attempts to use FU when none available 4959978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 4.52% # attempts to use FU when none available 4969978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.52% # attempts to use FU when none available 4979978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 4.52% # attempts to use FU when none available 4989978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.52% # attempts to use FU when none available 4999978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.52% # attempts to use FU when none available 5009978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.52% # attempts to use FU when none available 5019978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.52% # attempts to use FU when none available 5029978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.52% # attempts to use FU when none available 5039978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.52% # attempts to use FU when none available 5049978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.52% # attempts to use FU when none available 5059978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.52% # attempts to use FU when none available 5069978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.52% # attempts to use FU when none available 5079978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.52% # attempts to use FU when none available 5089978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.52% # attempts to use FU when none available 5099978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 1349070 54.73% 59.25% # attempts to use FU when none available 5109978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 1004381 40.75% 100.00% # attempts to use FU when none available 5118317SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 5128317SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 5138317SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 5149978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 56643981 52.82% 52.82% # Type of FU issued 5159978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 91446 0.09% 52.90% # Type of FU issued 5169797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.90% # Type of FU issued 5179978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 176 0.00% 52.90% # Type of FU issued 5189797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.90% # Type of FU issued 5199797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.90% # Type of FU issued 5209797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.90% # Type of FU issued 5219797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.90% # Type of FU issued 5229797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.90% # Type of FU issued 5239797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.90% # Type of FU issued 5249797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.90% # Type of FU issued 5259797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.90% # Type of FU issued 5269797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 52.90% # Type of FU issued 5279797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 52.90% # Type of FU issued 5289797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 52.90% # Type of FU issued 5299797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 52.90% # Type of FU issued 5309797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 52.90% # Type of FU issued 5319797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 52.90% # Type of FU issued 5329797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 52.90% # Type of FU issued 5339797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 52.90% # Type of FU issued 5349797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 52.90% # Type of FU issued 5359797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.90% # Type of FU issued 5369797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 52.90% # Type of FU issued 5379797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.90% # Type of FU issued 5389797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.90% # Type of FU issued 5399797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 7 0.00% 52.90% # Type of FU issued 5409797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.90% # Type of FU issued 5419797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.90% # Type of FU issued 5429797Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.90% # Type of FU issued 5439978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 28888115 26.94% 79.84% # Type of FU issued 5449978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 21623814 20.16% 100.00% # Type of FU issued 5458317SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 5468317SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 5479978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 107247539 # Type of FU issued 5489978Sandreas.hansson@arm.comsystem.cpu.iq.rate 1.999663 # Inst issue rate 5499978Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 2464786 # FU busy when requested 5509978Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.022982 # FU busy rate (busy events/executed inst) 5519978Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 263436010 # Number of integer instruction queue reads 5529978Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 122391385 # Number of integer instruction queue writes 5539978Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 105557389 # Number of integer instruction queue wakeup accesses 5549978Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_reads 553 # Number of floating instruction queue reads 5559978Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_writes 926 # Number of floating instruction queue writes 5569978Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 158 # Number of floating instruction queue wakeup accesses 5579978Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 109712054 # Number of integer alu accesses 5589978Sandreas.hansson@arm.comsystem.cpu.iq.fp_alu_accesses 271 # Number of floating point alu accesses 5599978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 2181647 # Number of loads that had data forwarded from stores 5608317SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 5619978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 2296571 # Number of loads squashed 5629978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 6409 # Number of memory responses ignored because the instruction is squashed 5639978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 29938 # Number of memory ordering violations 5649978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 1886803 # Number of stores squashed 5658317SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 5668317SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 5679978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 32 # Number of loads that were rescheduled 5689978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 637 # Number of times an access to memory failed due to the cache being blocked 5698317SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 5709978Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 1633220 # Number of cycles IEW is squashing 5719978Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 1092915 # Number of cycles IEW is blocking 5729978Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 45139 # Number of cycles IEW is unblocking 5739978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 111580294 # Number of instructions dispatched to IQ 5749978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 294739 # Number of squashed instructions skipped by dispatch 5759978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 29603679 # Number of dispatched load instructions 5769978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 22442541 # Number of dispatched store instructions 5779978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 20224 # Number of dispatched non-speculative instructions 5789978Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 6335 # Number of times the IQ has become full, causing a stall 5799978Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 5295 # Number of times the LSQ has become full, causing a stall 5809978Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 29938 # Number of memory order violations 5819978Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 394730 # Number of branches that were predicted taken incorrectly 5829978Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 181332 # Number of branches that were predicted not taken incorrectly 5839978Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 576062 # Number of branch mispredicts detected at execute 5849978Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 106214921 # Number of executed instructions 5859978Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 28587238 # Number of load instructions executed 5869978Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 1032618 # Number of squashed instructions skipped in execute 5878317SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 5889978Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 9859 # number of nop insts executed 5899978Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 49925863 # number of memory reference insts executed 5909978Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 14600722 # Number of branches executed 5919978Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 21338625 # Number of stores executed 5929978Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 1.980409 # Inst execution rate 5939978Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 105779922 # cumulative count of insts sent to commit 5949978Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 105557547 # cumulative count of insts written-back 5959978Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 53302648 # num instructions producing a value 5969978Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 103946447 # num instructions consuming a value 5978317SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 5989978Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 1.968152 # insts written-back per cycle 5999978Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.512790 # average fanout of values written-back 6008317SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 6019978Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 10948789 # The number of squashed insts skipped by commit 6029459Ssaidi@eecs.umich.edusystem.cpu.commit.commitNonSpecStalls 33786 # The number of times commit has been forced to stall to communicate backwards 6039978Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 502113 # The number of times a branch was mispredicted 6049978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 44564052 # Number of insts commited each cycle 6059978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 2.258153 # Number of insts commited each cycle 6069978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 2.763889 # Number of insts commited each cycle 6078241SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 6089978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 15506218 34.80% 34.80% # Number of insts commited each cycle 6099978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 11644493 26.13% 60.93% # Number of insts commited each cycle 6109978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 3446423 7.73% 68.66% # Number of insts commited each cycle 6119978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 2869378 6.44% 75.10% # Number of insts commited each cycle 6129978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 1870309 4.20% 79.29% # Number of insts commited each cycle 6139978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 1959985 4.40% 83.69% # Number of insts commited each cycle 6149978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 685768 1.54% 85.23% # Number of insts commited each cycle 6159978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 560638 1.26% 86.49% # Number of insts commited each cycle 6169978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 6020840 13.51% 100.00% # Number of insts commited each cycle 6178241SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 6188241SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 6198241SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 6209978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 44564052 # Number of insts commited each cycle 6219459Ssaidi@eecs.umich.edusystem.cpu.commit.committedInsts 70913181 # Number of instructions committed 6229459Ssaidi@eecs.umich.edusystem.cpu.commit.committedOps 100632428 # Number of ops (including micro ops) committed 6238317SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 6249459Ssaidi@eecs.umich.edusystem.cpu.commit.refs 47862846 # Number of memory references committed 6259459Ssaidi@eecs.umich.edusystem.cpu.commit.loads 27307108 # Number of loads committed 6268317SN/Asystem.cpu.commit.membars 15920 # Number of memory barriers committed 6279575Ssaidi@eecs.umich.edusystem.cpu.commit.branches 13741485 # Number of branches committed 6288241SN/Asystem.cpu.commit.fp_insts 56 # Number of committed floating point instructions. 6299459Ssaidi@eecs.umich.edusystem.cpu.commit.int_insts 91472779 # Number of committed integer instructions. 6308241SN/Asystem.cpu.commit.function_calls 1679850 # Number of function calls committed. 6319978Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 6020840 # number cycles where commit BW limit reached 6328317SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 6339978Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 150099130 # The number of ROB reads 6349978Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 224804524 # The number of ROB writes 6359978Sandreas.hansson@arm.comsystem.cpu.timesIdled 76985 # Number of times that the entire CPU went into an idle state and unscheduled itself 6369978Sandreas.hansson@arm.comsystem.cpu.idleCycles 7435540 # Total number of cycles that the CPU has spent unscheduled due to idling 6379459Ssaidi@eecs.umich.edusystem.cpu.committedInsts 70907629 # Number of Instructions Simulated 6389459Ssaidi@eecs.umich.edusystem.cpu.committedOps 100626876 # Number of Ops (including micro ops) Simulated 6399459Ssaidi@eecs.umich.edusystem.cpu.committedInsts_total 70907629 # Number of Instructions Simulated 6409978Sandreas.hansson@arm.comsystem.cpu.cpi 0.756376 # CPI: Cycles Per Instruction 6419978Sandreas.hansson@arm.comsystem.cpu.cpi_total 0.756376 # CPI: Total CPI of All Threads 6429978Sandreas.hansson@arm.comsystem.cpu.ipc 1.322094 # IPC: Instructions Per Cycle 6439978Sandreas.hansson@arm.comsystem.cpu.ipc_total 1.322094 # IPC: Total IPC of All Threads 6449978Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 511539854 # number of integer regfile reads 6459978Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 103334614 # number of integer regfile writes 6469978Sandreas.hansson@arm.comsystem.cpu.fp_regfile_reads 734 # number of floating regfile reads 6479978Sandreas.hansson@arm.comsystem.cpu.fp_regfile_writes 630 # number of floating regfile writes 6489978Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 49164319 # number of misc regfile reads 6499459Ssaidi@eecs.umich.edusystem.cpu.misc_regfile_writes 31840 # number of misc regfile writes 6509978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.throughput 775188755 # Throughput (bytes/s) 6519978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 88572 # Transaction distribution 6529978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 88572 # Transaction distribution 6539978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::Writeback 129187 # Transaction distribution 6549797Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 336 # Transaction distribution 6559797Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 336 # Transaction distribution 6569978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 107050 # Transaction distribution 6579978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 107050 # Transaction distribution 6589978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 65806 # Packet count per connected master and slave (bytes) 6599978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 454775 # Packet count per connected master and slave (bytes) 6609978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 520581 # Packet count per connected master and slave (bytes) 6619978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2089088 # Cumulative packet size per connected master and slave (bytes) 6629978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18665280 # Cumulative packet size per connected master and slave (bytes) 6639978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size::total 20754368 # Cumulative packet size per connected master and slave (bytes) 6649978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.data_through_bus 20754368 # Total data (bytes) 6659978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_data_through_bus 33408 # Total snoop data (bytes) 6669978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 291762996 # Layer occupancy (ticks) 6679729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 6689978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 50495227 # Layer occupancy (ticks) 6699729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) 6709978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 260303004 # Layer occupancy (ticks) 6719797Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) 6729978Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 30799 # number of replacements 6739978Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 1804.677341 # Cycle average of tags in use 6749978Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 11655246 # Total number of references to valid blocks. 6759978Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 32836 # Sample count of references to valid blocks. 6769978Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 354.953283 # Average number of references to valid blocks. 6779838Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 6789978Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 1804.677341 # Average occupied blocks per requestor 6799978Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.881190 # Average percentage of cache occupancy 6809978Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.881190 # Average percentage of cache occupancy 6819978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 11655255 # number of ReadReq hits 6829978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 11655255 # number of ReadReq hits 6839978Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 11655255 # number of demand (read+write) hits 6849978Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 11655255 # number of demand (read+write) hits 6859978Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 11655255 # number of overall hits 6869978Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 11655255 # number of overall hits 6879978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 36945 # number of ReadReq misses 6889978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 36945 # number of ReadReq misses 6899978Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 36945 # number of demand (read+write) misses 6909978Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 36945 # number of demand (read+write) misses 6919978Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 36945 # number of overall misses 6929978Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 36945 # number of overall misses 6939978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 836533724 # number of ReadReq miss cycles 6949978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 836533724 # number of ReadReq miss cycles 6959978Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 836533724 # number of demand (read+write) miss cycles 6969978Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 836533724 # number of demand (read+write) miss cycles 6979978Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 836533724 # number of overall miss cycles 6989978Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 836533724 # number of overall miss cycles 6999978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 11692200 # number of ReadReq accesses(hits+misses) 7009978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 11692200 # number of ReadReq accesses(hits+misses) 7019978Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 11692200 # number of demand (read+write) accesses 7029978Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 11692200 # number of demand (read+write) accesses 7039978Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 11692200 # number of overall (read+write) accesses 7049978Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 11692200 # number of overall (read+write) accesses 7059978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.003160 # miss rate for ReadReq accesses 7069978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.003160 # miss rate for ReadReq accesses 7079978Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.003160 # miss rate for demand accesses 7089978Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.003160 # miss rate for demand accesses 7099978Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.003160 # miss rate for overall accesses 7109978Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.003160 # miss rate for overall accesses 7119978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22642.677602 # average ReadReq miss latency 7129978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 22642.677602 # average ReadReq miss latency 7139978Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 22642.677602 # average overall miss latency 7149978Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 22642.677602 # average overall miss latency 7159978Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 22642.677602 # average overall miss latency 7169978Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 22642.677602 # average overall miss latency 7179978Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 965 # number of cycles access was blocked 7188317SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 7199978Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 20 # number of cycles access was blocked 7208317SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 7219978Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 48.250000 # average number of cycles each access was blocked 7228983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7238317SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 7248317SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 7259978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 3781 # number of ReadReq MSHR hits 7269978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 3781 # number of ReadReq MSHR hits 7279978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 3781 # number of demand (read+write) MSHR hits 7289978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 3781 # number of demand (read+write) MSHR hits 7299978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 3781 # number of overall MSHR hits 7309978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 3781 # number of overall MSHR hits 7319978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 33164 # number of ReadReq MSHR misses 7329978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 33164 # number of ReadReq MSHR misses 7339978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 33164 # number of demand (read+write) MSHR misses 7349978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 33164 # number of demand (read+write) MSHR misses 7359978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 33164 # number of overall MSHR misses 7369978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 33164 # number of overall MSHR misses 7379978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 680570772 # number of ReadReq MSHR miss cycles 7389978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 680570772 # number of ReadReq MSHR miss cycles 7399978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 680570772 # number of demand (read+write) MSHR miss cycles 7409978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 680570772 # number of demand (read+write) MSHR miss cycles 7419978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 680570772 # number of overall MSHR miss cycles 7429978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 680570772 # number of overall MSHR miss cycles 7439978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.002836 # mshr miss rate for ReadReq accesses 7449978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.002836 # mshr miss rate for ReadReq accesses 7459978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.002836 # mshr miss rate for demand accesses 7469978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.002836 # mshr miss rate for demand accesses 7479978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.002836 # mshr miss rate for overall accesses 7489978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.002836 # mshr miss rate for overall accesses 7499978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20521.371728 # average ReadReq mshr miss latency 7509978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20521.371728 # average ReadReq mshr miss latency 7519978Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20521.371728 # average overall mshr miss latency 7529978Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 20521.371728 # average overall mshr miss latency 7539978Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20521.371728 # average overall mshr miss latency 7549978Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 20521.371728 # average overall mshr miss latency 7558317SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 7569978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 95639 # number of replacements 7579978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 29886.699201 # Cycle average of tags in use 7589978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 90376 # Total number of references to valid blocks. 7599978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.sampled_refs 126754 # Sample count of references to valid blocks. 7609978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 0.713003 # Average number of references to valid blocks. 7619838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 7629978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 26679.268686 # Average occupied blocks per requestor 7639978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 1365.813290 # Average occupied blocks per requestor 7649978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 1841.617225 # Average occupied blocks per requestor 7659978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.814187 # Average percentage of cache occupancy 7669978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.041681 # Average percentage of cache occupancy 7679978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.056202 # Average percentage of cache occupancy 7689978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.912070 # Average percentage of cache occupancy 7699978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 27962 # number of ReadReq hits 7709978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.data 33496 # number of ReadReq hits 7719978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::total 61458 # number of ReadReq hits 7729978Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::writebacks 129187 # number of Writeback hits 7739978Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::total 129187 # number of Writeback hits 7749978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::cpu.data 18 # number of UpgradeReq hits 7759978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::total 18 # number of UpgradeReq hits 7769978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 4794 # number of ReadExReq hits 7779978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 4794 # number of ReadExReq hits 7789978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 27962 # number of demand (read+write) hits 7799978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 38290 # number of demand (read+write) hits 7809978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 66252 # number of demand (read+write) hits 7819978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 27962 # number of overall hits 7829978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 38290 # number of overall hits 7839978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 66252 # number of overall hits 7849978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 4680 # number of ReadReq misses 7859978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 21912 # number of ReadReq misses 7869978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 26592 # number of ReadReq misses 7879978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 318 # number of UpgradeReq misses 7889978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 318 # number of UpgradeReq misses 7899978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 102256 # number of ReadExReq misses 7909978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 102256 # number of ReadExReq misses 7919978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 4680 # number of demand (read+write) misses 7929978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 124168 # number of demand (read+write) misses 7939978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 128848 # number of demand (read+write) misses 7949978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 4680 # number of overall misses 7959978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 124168 # number of overall misses 7969978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 128848 # number of overall misses 7979978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 367025250 # number of ReadReq miss cycles 7989978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 1881179499 # number of ReadReq miss cycles 7999978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 2248204749 # number of ReadReq miss cycles 8009978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23499 # number of UpgradeReq miss cycles 8019978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::total 23499 # number of UpgradeReq miss cycles 8029978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8506522000 # number of ReadExReq miss cycles 8039978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 8506522000 # number of ReadExReq miss cycles 8049978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 367025250 # number of demand (read+write) miss cycles 8059978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 10387701499 # number of demand (read+write) miss cycles 8069978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 10754726749 # number of demand (read+write) miss cycles 8079978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 367025250 # number of overall miss cycles 8089978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 10387701499 # number of overall miss cycles 8099978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 10754726749 # number of overall miss cycles 8109978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 32642 # number of ReadReq accesses(hits+misses) 8119978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 55408 # number of ReadReq accesses(hits+misses) 8129978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 88050 # number of ReadReq accesses(hits+misses) 8139978Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::writebacks 129187 # number of Writeback accesses(hits+misses) 8149978Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::total 129187 # number of Writeback accesses(hits+misses) 8159797Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 336 # number of UpgradeReq accesses(hits+misses) 8169797Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 336 # number of UpgradeReq accesses(hits+misses) 8179978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 107050 # number of ReadExReq accesses(hits+misses) 8189978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 107050 # number of ReadExReq accesses(hits+misses) 8199978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 32642 # number of demand (read+write) accesses 8209978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 162458 # number of demand (read+write) accesses 8219978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 195100 # number of demand (read+write) accesses 8229978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 32642 # number of overall (read+write) accesses 8239978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 162458 # number of overall (read+write) accesses 8249978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 195100 # number of overall (read+write) accesses 8259978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.143374 # miss rate for ReadReq accesses 8269978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.395466 # miss rate for ReadReq accesses 8279978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.302010 # miss rate for ReadReq accesses 8289978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.946429 # miss rate for UpgradeReq accesses 8299978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.946429 # miss rate for UpgradeReq accesses 8309978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955217 # miss rate for ReadExReq accesses 8319978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.955217 # miss rate for ReadExReq accesses 8329978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.143374 # miss rate for demand accesses 8339978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.764308 # miss rate for demand accesses 8349978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.660420 # miss rate for demand accesses 8359978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.143374 # miss rate for overall accesses 8369978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.764308 # miss rate for overall accesses 8379978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.660420 # miss rate for overall accesses 8389978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 78424.198718 # average ReadReq miss latency 8399978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 85851.565307 # average ReadReq miss latency 8409978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 84544.402414 # average ReadReq miss latency 8419978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 73.896226 # average UpgradeReq miss latency 8429978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::total 73.896226 # average UpgradeReq miss latency 8439978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 83188.487717 # average ReadExReq miss latency 8449978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 83188.487717 # average ReadExReq miss latency 8459978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78424.198718 # average overall miss latency 8469978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 83658.442586 # average overall miss latency 8479978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 83468.325073 # average overall miss latency 8489978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78424.198718 # average overall miss latency 8499978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 83658.442586 # average overall miss latency 8509978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 83468.325073 # average overall miss latency 8518317SN/Asystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 8528317SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 8538317SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 8548317SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 8558983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 8568983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 8578317SN/Asystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 8587860SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 8599978Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::writebacks 83939 # number of writebacks 8609978Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::total 83939 # number of writebacks 8619797Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 17 # number of ReadReq MSHR hits 8629978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits 8639978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 78 # number of ReadReq MSHR hits 8649797Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 17 # number of demand (read+write) MSHR hits 8659978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 61 # number of demand (read+write) MSHR hits 8669978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 78 # number of demand (read+write) MSHR hits 8679797Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 17 # number of overall MSHR hits 8689978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 61 # number of overall MSHR hits 8699978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 78 # number of overall MSHR hits 8709978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 4663 # number of ReadReq MSHR misses 8719978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 21851 # number of ReadReq MSHR misses 8729978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 26514 # number of ReadReq MSHR misses 8739978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 318 # number of UpgradeReq MSHR misses 8749978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 318 # number of UpgradeReq MSHR misses 8759978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102256 # number of ReadExReq MSHR misses 8769978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 102256 # number of ReadExReq MSHR misses 8779978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 4663 # number of demand (read+write) MSHR misses 8789978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 124107 # number of demand (read+write) MSHR misses 8799978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 128770 # number of demand (read+write) MSHR misses 8809978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 4663 # number of overall MSHR misses 8819978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 124107 # number of overall MSHR misses 8829978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 128770 # number of overall MSHR misses 8839978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 307037750 # number of ReadReq MSHR miss cycles 8849978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1604664499 # number of ReadReq MSHR miss cycles 8859978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 1911702249 # number of ReadReq MSHR miss cycles 8869978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 3189317 # number of UpgradeReq MSHR miss cycles 8879978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 3189317 # number of UpgradeReq MSHR miss cycles 8889978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7230852500 # number of ReadExReq MSHR miss cycles 8899978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7230852500 # number of ReadExReq MSHR miss cycles 8909978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 307037750 # number of demand (read+write) MSHR miss cycles 8919978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8835516999 # number of demand (read+write) MSHR miss cycles 8929978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 9142554749 # number of demand (read+write) MSHR miss cycles 8939978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 307037750 # number of overall MSHR miss cycles 8949978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8835516999 # number of overall MSHR miss cycles 8959978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 9142554749 # number of overall MSHR miss cycles 8969978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.142853 # mshr miss rate for ReadReq accesses 8979978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.394365 # mshr miss rate for ReadReq accesses 8989978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.301124 # mshr miss rate for ReadReq accesses 8999978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.946429 # mshr miss rate for UpgradeReq accesses 9009978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.946429 # mshr miss rate for UpgradeReq accesses 9019978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955217 # mshr miss rate for ReadExReq accesses 9029978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955217 # mshr miss rate for ReadExReq accesses 9039978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.142853 # mshr miss rate for demand accesses 9049978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.763933 # mshr miss rate for demand accesses 9059978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.660021 # mshr miss rate for demand accesses 9069978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.142853 # mshr miss rate for overall accesses 9079978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.763933 # mshr miss rate for overall accesses 9089978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.660021 # mshr miss rate for overall accesses 9099978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65845.539352 # average ReadReq mshr miss latency 9109978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 73436.661892 # average ReadReq mshr miss latency 9119978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 72101.616090 # average ReadReq mshr miss latency 9129978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10029.298742 # average UpgradeReq mshr miss latency 9139978Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10029.298742 # average UpgradeReq mshr miss latency 9149978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70713.234431 # average ReadExReq mshr miss latency 9159978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70713.234431 # average ReadExReq mshr miss latency 9169978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65845.539352 # average overall mshr miss latency 9179978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71192.736904 # average overall mshr miss latency 9189978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 70999.104986 # average overall mshr miss latency 9199978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65845.539352 # average overall mshr miss latency 9209978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71192.736904 # average overall mshr miss latency 9219978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 70999.104986 # average overall mshr miss latency 9227860SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 9239978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 158362 # number of replacements 9249978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 4068.865935 # Cycle average of tags in use 9259978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 44347537 # Total number of references to valid blocks. 9269978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 162458 # Sample count of references to valid blocks. 9279978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 272.978474 # Average number of references to valid blocks. 9289978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 363282250 # Cycle when the warmup percentage was hit. 9299978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 4068.865935 # Average occupied blocks per requestor 9309978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.993375 # Average percentage of cache occupancy 9319978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.993375 # Average percentage of cache occupancy 9329978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 26048299 # number of ReadReq hits 9339978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 26048299 # number of ReadReq hits 9349978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 18266707 # number of WriteReq hits 9359978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 18266707 # number of WriteReq hits 9369978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 15986 # number of LoadLockedReq hits 9379978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 15986 # number of LoadLockedReq hits 9389459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits 9399459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits 9409978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 44315006 # number of demand (read+write) hits 9419978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 44315006 # number of demand (read+write) hits 9429978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 44315006 # number of overall hits 9439978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 44315006 # number of overall hits 9449978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 125034 # number of ReadReq misses 9459978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 125034 # number of ReadReq misses 9469978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 1583194 # number of WriteReq misses 9479978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 1583194 # number of WriteReq misses 9489978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 41 # number of LoadLockedReq misses 9499978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 41 # number of LoadLockedReq misses 9509978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 1708228 # number of demand (read+write) misses 9519978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 1708228 # number of demand (read+write) misses 9529978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 1708228 # number of overall misses 9539978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 1708228 # number of overall misses 9549978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 5241649212 # number of ReadReq miss cycles 9559978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 5241649212 # number of ReadReq miss cycles 9569978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 126812367989 # number of WriteReq miss cycles 9579978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 126812367989 # number of WriteReq miss cycles 9589978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 914750 # number of LoadLockedReq miss cycles 9599978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 914750 # number of LoadLockedReq miss cycles 9609978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 132054017201 # number of demand (read+write) miss cycles 9619978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 132054017201 # number of demand (read+write) miss cycles 9629978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 132054017201 # number of overall miss cycles 9639978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 132054017201 # number of overall miss cycles 9649978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 26173333 # number of ReadReq accesses(hits+misses) 9659978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 26173333 # number of ReadReq accesses(hits+misses) 9669449SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses) 9679449SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses) 9689978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 16027 # number of LoadLockedReq accesses(hits+misses) 9699978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 16027 # number of LoadLockedReq accesses(hits+misses) 9709459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses) 9719459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses) 9729978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 46023234 # number of demand (read+write) accesses 9739978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 46023234 # number of demand (read+write) accesses 9749978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 46023234 # number of overall (read+write) accesses 9759978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 46023234 # number of overall (read+write) accesses 9769978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004777 # miss rate for ReadReq accesses 9779978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.004777 # miss rate for ReadReq accesses 9789978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.079758 # miss rate for WriteReq accesses 9799978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.079758 # miss rate for WriteReq accesses 9809978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002558 # miss rate for LoadLockedReq accesses 9819978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.002558 # miss rate for LoadLockedReq accesses 9829978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.037117 # miss rate for demand accesses 9839978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.037117 # miss rate for demand accesses 9849978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.037117 # miss rate for overall accesses 9859978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.037117 # miss rate for overall accesses 9869978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41921.790969 # average ReadReq miss latency 9879978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 41921.790969 # average ReadReq miss latency 9889978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80099.070606 # average WriteReq miss latency 9899978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 80099.070606 # average WriteReq miss latency 9909978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 22310.975610 # average LoadLockedReq miss latency 9919978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22310.975610 # average LoadLockedReq miss latency 9929978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 77304.679001 # average overall miss latency 9939978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 77304.679001 # average overall miss latency 9949978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 77304.679001 # average overall miss latency 9959978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 77304.679001 # average overall miss latency 9969978Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 4730 # number of cycles access was blocked 9979978Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 1224 # number of cycles access was blocked 9989978Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 139 # number of cycles access was blocked 9999978Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 14 # number of cycles access was blocked 10009978Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 34.028777 # average number of cycles each access was blocked 10019978Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets 87.428571 # average number of cycles each access was blocked 10029449SAli.Saidi@ARM.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 10039449SAli.Saidi@ARM.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 10049978Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::writebacks 129187 # number of writebacks 10059978Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::total 129187 # number of writebacks 10069978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 69592 # number of ReadReq MSHR hits 10079978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 69592 # number of ReadReq MSHR hits 10089978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 1475842 # number of WriteReq MSHR hits 10099978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 1475842 # number of WriteReq MSHR hits 10109978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 41 # number of LoadLockedReq MSHR hits 10119978Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 41 # number of LoadLockedReq MSHR hits 10129978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 1545434 # number of demand (read+write) MSHR hits 10139978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 1545434 # number of demand (read+write) MSHR hits 10149978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 1545434 # number of overall MSHR hits 10159978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 1545434 # number of overall MSHR hits 10169978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 55442 # number of ReadReq MSHR misses 10179978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 55442 # number of ReadReq MSHR misses 10189978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 107352 # number of WriteReq MSHR misses 10199978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 107352 # number of WriteReq MSHR misses 10209978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 162794 # number of demand (read+write) MSHR misses 10219978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 162794 # number of demand (read+write) MSHR misses 10229978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 162794 # number of overall MSHR misses 10239978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 162794 # number of overall MSHR misses 10249978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2274282063 # number of ReadReq MSHR miss cycles 10259978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 2274282063 # number of ReadReq MSHR miss cycles 10269978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8672803924 # number of WriteReq MSHR miss cycles 10279978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 8672803924 # number of WriteReq MSHR miss cycles 10289978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 10947085987 # number of demand (read+write) MSHR miss cycles 10299978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 10947085987 # number of demand (read+write) MSHR miss cycles 10309978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 10947085987 # number of overall MSHR miss cycles 10319978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 10947085987 # number of overall MSHR miss cycles 10329978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002118 # mshr miss rate for ReadReq accesses 10339978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002118 # mshr miss rate for ReadReq accesses 10349978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005408 # mshr miss rate for WriteReq accesses 10359978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005408 # mshr miss rate for WriteReq accesses 10369978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003537 # mshr miss rate for demand accesses 10379978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.003537 # mshr miss rate for demand accesses 10389978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003537 # mshr miss rate for overall accesses 10399978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.003537 # mshr miss rate for overall accesses 10409978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41020.923902 # average ReadReq mshr miss latency 10419978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41020.923902 # average ReadReq mshr miss latency 10429978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80788.470862 # average WriteReq mshr miss latency 10439978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80788.470862 # average WriteReq mshr miss latency 10449978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67245.021235 # average overall mshr miss latency 10459978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 67245.021235 # average overall mshr miss latency 10469978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67245.021235 # average overall mshr miss latency 10479978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 67245.021235 # average overall mshr miss latency 10489449SAli.Saidi@ARM.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 10497860SN/A 10507860SN/A---------- End Simulation Statistics ---------- 1051