stats.txt revision 11138
17860SN/A 27860SN/A---------- Begin Simulation Statistics ---------- 311138Sandreas.hansson@arm.comsim_seconds 0.033346 # Number of seconds simulated 411138Sandreas.hansson@arm.comsim_ticks 33346420000 # Number of ticks simulated 511138Sandreas.hansson@arm.comfinal_tick 33346420000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 67860SN/Asim_freq 1000000000000 # Frequency of simulated ticks 711138Sandreas.hansson@arm.comhost_inst_rate 116263 # Simulator instruction rate (inst/s) 811138Sandreas.hansson@arm.comhost_op_rate 148687 # Simulator op (including micro ops) rate (op/s) 911138Sandreas.hansson@arm.comhost_tick_rate 54676178 # Simulator tick rate (ticks/s) 1011138Sandreas.hansson@arm.comhost_mem_usage 326572 # Number of bytes of host memory used 1111138Sandreas.hansson@arm.comhost_seconds 609.89 # Real time elapsed on the host 1210812Snilay@cs.wisc.edusim_insts 70907630 # Number of instructions simulated 1310812Snilay@cs.wisc.edusim_ops 90682585 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611138Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 581760 # Number of bytes read from this memory 1711138Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 2519040 # Number of bytes read from this memory 1811138Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.l2cache.prefetcher 6191552 # Number of bytes read from this memory 1911138Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 9292352 # Number of bytes read from this memory 2011138Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 581760 # Number of instructions bytes read from this memory 2111138Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 581760 # Number of instructions bytes read from this memory 2211138Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 6257152 # Number of bytes written to this memory 2311138Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 6257152 # Number of bytes written to this memory 2411138Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 9090 # Number of read requests responded to by this memory 2511138Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 39360 # Number of read requests responded to by this memory 2611138Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.l2cache.prefetcher 96743 # Number of read requests responded to by this memory 2711138Sandreas.hansson@arm.comsystem.physmem.num_reads::total 145193 # Number of read requests responded to by this memory 2811138Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 97768 # Number of write requests responded to by this memory 2911138Sandreas.hansson@arm.comsystem.physmem.num_writes::total 97768 # Number of write requests responded to by this memory 3011138Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 17445951 # Total read bandwidth from this memory (bytes/s) 3111138Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 75541542 # Total read bandwidth from this memory (bytes/s) 3211138Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.l2cache.prefetcher 185673665 # Total read bandwidth from this memory (bytes/s) 3311138Sandreas.hansson@arm.comsystem.physmem.bw_read::total 278661158 # Total read bandwidth from this memory (bytes/s) 3411138Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 17445951 # Instruction read bandwidth from this memory (bytes/s) 3511138Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 17445951 # Instruction read bandwidth from this memory (bytes/s) 3611138Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 187640892 # Write bandwidth from this memory (bytes/s) 3711138Sandreas.hansson@arm.comsystem.physmem.bw_write::total 187640892 # Write bandwidth from this memory (bytes/s) 3811138Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 187640892 # Total bandwidth to/from this memory (bytes/s) 3911138Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 17445951 # Total bandwidth to/from this memory (bytes/s) 4011138Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 75541542 # Total bandwidth to/from this memory (bytes/s) 4111138Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.l2cache.prefetcher 185673665 # Total bandwidth to/from this memory (bytes/s) 4211138Sandreas.hansson@arm.comsystem.physmem.bw_total::total 466302050 # Total bandwidth to/from this memory (bytes/s) 4311138Sandreas.hansson@arm.comsystem.physmem.readReqs 145193 # Number of read requests accepted 4411138Sandreas.hansson@arm.comsystem.physmem.writeReqs 97768 # Number of write requests accepted 4511138Sandreas.hansson@arm.comsystem.physmem.readBursts 145193 # Number of DRAM read bursts, including those serviced by the write queue 4611138Sandreas.hansson@arm.comsystem.physmem.writeBursts 97768 # Number of DRAM write bursts, including those merged in the write queue 4711138Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 9285376 # Total number of bytes read from DRAM 4811138Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 6976 # Total number of bytes read from write queue 4911138Sandreas.hansson@arm.comsystem.physmem.bytesWritten 6255360 # Total number of bytes written to DRAM 5011138Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 9292352 # Total read bytes from the system interface side 5111138Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 6257152 # Total written bytes from the system interface side 5211138Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 109 # Number of DRAM read bursts serviced by the write queue 539978Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 5410409Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 6 # Number of requests that are neither read nor write 5511138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 9137 # Per bank write bursts 5611138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 9395 # Per bank write bursts 5711138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 9161 # Per bank write bursts 5811138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 9548 # Per bank write bursts 5911138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 9715 # Per bank write bursts 6011138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 9765 # Per bank write bursts 6111138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 9098 # Per bank write bursts 6211138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 9032 # Per bank write bursts 6311138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 9205 # Per bank write bursts 6411138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 8593 # Per bank write bursts 6511138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 8826 # Per bank write bursts 6611138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 8653 # Per bank write bursts 6711138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 8623 # Per bank write bursts 6811138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 8667 # Per bank write bursts 6911138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 8699 # Per bank write bursts 7011138Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 8967 # Per bank write bursts 7111138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 5976 # Per bank write bursts 7211138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 6230 # Per bank write bursts 7311138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 6094 # Per bank write bursts 7411138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 6205 # Per bank write bursts 7511138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 6124 # Per bank write bursts 7611138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 6340 # Per bank write bursts 7711138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 6054 # Per bank write bursts 7811138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 6041 # Per bank write bursts 7911138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 6001 # Per bank write bursts 8011138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 6103 # Per bank write bursts 8111138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 6248 # Per bank write bursts 8211138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 5916 # Per bank write bursts 8311138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 6074 # Per bank write bursts 8411138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 6102 # Per bank write bursts 8511138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 6204 # Per bank write bursts 8611138Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 6028 # Per bank write bursts 879978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 889978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8911138Sandreas.hansson@arm.comsystem.physmem.totGap 33346162500 # Total gap between requests 909978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 939978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 949978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 959978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9611138Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 145193 # Read request sizes (log2) 979978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 989978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 999978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 1009978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 1019978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 1029978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 10311138Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 97768 # Write request sizes (log2) 10411138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 41267 # What read queue length does an incoming req see 10511138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 55036 # What read queue length does an incoming req see 10611138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 14561 # What read queue length does an incoming req see 10711138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 10407 # What read queue length does an incoming req see 10811138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 6013 # What read queue length does an incoming req see 10911138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 5200 # What read queue length does an incoming req see 11011138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 4615 # What read queue length does an incoming req see 11111138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 4275 # What read queue length does an incoming req see 11211138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 3568 # What read queue length does an incoming req see 11311138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 90 # What read queue length does an incoming req see 11411138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 40 # What read queue length does an incoming req see 11511138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 9 # What read queue length does an incoming req see 11610944Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 3 # What read queue length does an incoming req see 11711138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 11810628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 11910628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 13910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 14010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 14110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 14210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 14310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 14910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 15010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 15111138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 1144 # What write queue length does an incoming req see 15211138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 1175 # What write queue length does an incoming req see 15311138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 1892 # What write queue length does an incoming req see 15411138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 2595 # What write queue length does an incoming req see 15511138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 3350 # What write queue length does an incoming req see 15611138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 4284 # What write queue length does an incoming req see 15711138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 5312 # What write queue length does an incoming req see 15811138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 5692 # What write queue length does an incoming req see 15911138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 5945 # What write queue length does an incoming req see 16011138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 6229 # What write queue length does an incoming req see 16111138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 6535 # What write queue length does an incoming req see 16211138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 7015 # What write queue length does an incoming req see 16311138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 7588 # What write queue length does an incoming req see 16411138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 8293 # What write queue length does an incoming req see 16511138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 9232 # What write queue length does an incoming req see 16611138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 7862 # What write queue length does an incoming req see 16710944Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 6877 # What write queue length does an incoming req see 16811138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 6338 # What write queue length does an incoming req see 16911138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 209 # What write queue length does an incoming req see 17011138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 105 # What write queue length does an incoming req see 17111138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 41 # What write queue length does an incoming req see 17211138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 22 # What write queue length does an incoming req see 17311138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 10 # What write queue length does an incoming req see 17411138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 6 # What write queue length does an incoming req see 17511138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see 17611138Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see 17710892Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 17810892Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 17910892Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 18010892Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 18110220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 18210220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 18310220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 18410220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 18510220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 18610220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18710220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18810220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18910220Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 19010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 19110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 19210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 19310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 20011138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 88566 # Bytes accessed per row activation 20111138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 175.437436 # Bytes accessed per row activation 20211138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 110.610569 # Bytes accessed per row activation 20311138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 239.212794 # Bytes accessed per row activation 20411138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 52129 58.86% 58.86% # Bytes accessed per row activation 20511138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 22374 25.26% 84.12% # Bytes accessed per row activation 20611138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 4601 5.19% 89.32% # Bytes accessed per row activation 20711138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 1696 1.91% 91.23% # Bytes accessed per row activation 20811138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 1069 1.21% 92.44% # Bytes accessed per row activation 20911138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 812 0.92% 93.36% # Bytes accessed per row activation 21011138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 692 0.78% 94.14% # Bytes accessed per row activation 21111138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 790 0.89% 95.03% # Bytes accessed per row activation 21211138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 4403 4.97% 100.00% # Bytes accessed per row activation 21311138Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 88566 # Bytes accessed per row activation 21411138Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::samples 5908 # Reads before turning the bus around for writes 21511138Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::mean 24.550271 # Reads before turning the bus around for writes 21611138Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::gmean 21.061813 # Reads before turning the bus around for writes 21711138Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::stdev 186.955752 # Reads before turning the bus around for writes 21811138Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::0-511 5907 99.98% 99.98% # Reads before turning the bus around for writes 21910409Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::14336-14847 1 0.02% 100.00% # Reads before turning the bus around for writes 22011138Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::total 5908 # Reads before turning the bus around for writes 22111138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::samples 5908 # Writes before turning the bus around for reads 22211138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::mean 16.543670 # Writes before turning the bus around for reads 22311138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::gmean 16.503041 # Writes before turning the bus around for reads 22411138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::stdev 1.228970 # Writes before turning the bus around for reads 22511138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::16 4711 79.74% 79.74% # Writes before turning the bus around for reads 22611138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::17 35 0.59% 80.33% # Writes before turning the bus around for reads 22711138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::18 768 13.00% 93.33% # Writes before turning the bus around for reads 22811138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::19 163 2.76% 96.09% # Writes before turning the bus around for reads 22911138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::20 108 1.83% 97.92% # Writes before turning the bus around for reads 23011138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::21 61 1.03% 98.95% # Writes before turning the bus around for reads 23111138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::22 38 0.64% 99.59% # Writes before turning the bus around for reads 23211138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::23 10 0.17% 99.76% # Writes before turning the bus around for reads 23311138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::24 10 0.17% 99.93% # Writes before turning the bus around for reads 23411138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::25 3 0.05% 99.98% # Writes before turning the bus around for reads 23510892Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::26 1 0.02% 100.00% # Writes before turning the bus around for reads 23611138Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::total 5908 # Writes before turning the bus around for reads 23711138Sandreas.hansson@arm.comsystem.physmem.totQLat 7011292666 # Total ticks spent queuing 23811138Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 9731617666 # Total ticks spent from burst creation until serviced by the DRAM 23911138Sandreas.hansson@arm.comsystem.physmem.totBusLat 725420000 # Total ticks spent in databus transfers 24011138Sandreas.hansson@arm.comsystem.physmem.avgQLat 48325.75 # Average queueing delay per DRAM burst 2419978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 24211138Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 67075.75 # Average memory access latency per DRAM burst 24311138Sandreas.hansson@arm.comsystem.physmem.avgRdBW 278.45 # Average DRAM read bandwidth in MiByte/s 24411138Sandreas.hansson@arm.comsystem.physmem.avgWrBW 187.59 # Average achieved write bandwidth in MiByte/s 24511138Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 278.66 # Average system read bandwidth in MiByte/s 24611138Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 187.64 # Average system write bandwidth in MiByte/s 2479978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 24811138Sandreas.hansson@arm.comsystem.physmem.busUtil 3.64 # Data bus utilization in percentage 24910726Sandreas.hansson@arm.comsystem.physmem.busUtilRead 2.18 # Data bus utilization in percentage for reads 25010726Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 1.47 # Data bus utilization in percentage for writes 25111138Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.62 # Average read queue length when enqueuing 25211138Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 24.60 # Average write queue length when enqueuing 25311138Sandreas.hansson@arm.comsystem.physmem.readRowHits 118088 # Number of row buffer hits during reads 25411138Sandreas.hansson@arm.comsystem.physmem.writeRowHits 36158 # Number of row buffer hits during writes 25511138Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 81.39 # Row buffer hit rate for reads 25611138Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 36.98 # Row buffer hit rate for writes 25711138Sandreas.hansson@arm.comsystem.physmem.avgGap 137249.03 # Average gap between requests 25811138Sandreas.hansson@arm.comsystem.physmem.pageHitRate 63.51 # Row buffer hit rate, read and write combined 25911138Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 342241200 # Energy for activate commands per rank (pJ) 26011138Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 186738750 # Energy for precharge commands per rank (pJ) 26111138Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 583385400 # Energy for read commands per rank (pJ) 26211138Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 317818080 # Energy for write commands per rank (pJ) 26311138Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 2177653920 # Energy for refresh commands per rank (pJ) 26411138Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 11790659475 # Energy for active background per rank (pJ) 26511138Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 9661917750 # Energy for precharge background per rank (pJ) 26611138Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 25060414575 # Total energy per rank (pJ) 26711138Sandreas.hansson@arm.comsystem.physmem_0.averagePower 751.639504 # Core power per rank (mW) 26811138Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 15978647517 # Time in different power states 26911138Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 1113320000 # Time in different power states 27010628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 27111138Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 16249048233 # Time in different power states 27210628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 27311138Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 326909520 # Energy for activate commands per rank (pJ) 27411138Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 178373250 # Energy for precharge commands per rank (pJ) 27511138Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 547528800 # Energy for read commands per rank (pJ) 27611138Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 315329760 # Energy for write commands per rank (pJ) 27711138Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 2177653920 # Energy for refresh commands per rank (pJ) 27811138Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 11234568330 # Energy for active background per rank (pJ) 27911138Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 10149705000 # Energy for precharge background per rank (pJ) 28011138Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 24930068580 # Total energy per rank (pJ) 28111138Sandreas.hansson@arm.comsystem.physmem_1.averagePower 747.730472 # Core power per rank (mW) 28211138Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 16793127980 # Time in different power states 28311138Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 1113320000 # Time in different power states 28410628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 28511138Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 15434548270 # Time in different power states 28610628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 28711138Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 17208509 # Number of BP lookups 28811138Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 11519539 # Number of conditional branches predicted 28911138Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 648302 # Number of conditional branches incorrect 29011138Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 9342884 # Number of BTB lookups 29111138Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 7675123 # Number of BTB hits 29210628Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 29311138Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 82.149398 # BTB Hit Percentage 29411138Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 1872388 # Number of times the RAS was used to get a target. 29511138Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 101556 # Number of incorrect RAS predictions. 29610036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 29710628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 29810628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 29910628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 30010628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 30110628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 30210628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 30310628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 30410628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 30510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 30610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 30710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 30810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 30910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 31010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 31110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 31210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 31310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 31410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 31510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 31610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 31710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 31810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 31910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 32010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 32110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 32210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 32310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 32410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 32510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 32610628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 32710628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 32810628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 32910628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 33010628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 33110628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 33210628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 33310628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 3348317SN/Asystem.cpu.dtb.inst_hits 0 # ITB inst hits 3358317SN/Asystem.cpu.dtb.inst_misses 0 # ITB inst misses 3368317SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 3378317SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 3388317SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 3398317SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 3408317SN/Asystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 3418317SN/Asystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3428317SN/Asystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3438317SN/Asystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3448317SN/Asystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 3458317SN/Asystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 3468317SN/Asystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 3478317SN/Asystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 3488317SN/Asystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3498317SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 3508317SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 3518317SN/Asystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 3528317SN/Asystem.cpu.dtb.hits 0 # DTB hits 3538317SN/Asystem.cpu.dtb.misses 0 # DTB misses 3548317SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 35510628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 35610628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 35710628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 35810628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 35910628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 36010628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 36110628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 36210628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 36310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 36410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 36510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 36610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 36710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 36810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 36910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 37010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 37110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 37210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 37310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 37410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 37510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 37610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 37710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 37810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 37910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 38010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 38110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 38210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 38310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 38410628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 38510628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 38610628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 38710628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 38810628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 38910628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39010628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39110628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 3928317SN/Asystem.cpu.itb.inst_hits 0 # ITB inst hits 3938317SN/Asystem.cpu.itb.inst_misses 0 # ITB inst misses 3948317SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 3958317SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 3968317SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 3978317SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 3988317SN/Asystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 3998317SN/Asystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 4008317SN/Asystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 4018317SN/Asystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 4028317SN/Asystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 4038317SN/Asystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 4048317SN/Asystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 4058317SN/Asystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 4068317SN/Asystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 4078317SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 4088317SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 4098317SN/Asystem.cpu.itb.inst_accesses 0 # ITB inst accesses 4108317SN/Asystem.cpu.itb.hits 0 # DTB hits 4118317SN/Asystem.cpu.itb.misses 0 # DTB misses 4128317SN/Asystem.cpu.itb.accesses 0 # DTB accesses 4138317SN/Asystem.cpu.workload.num_syscalls 1946 # Number of system calls 41411138Sandreas.hansson@arm.comsystem.cpu.numCycles 66692841 # number of cpu cycles simulated 4158317SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 4168317SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 41711138Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 5046776 # Number of cycles fetch is stalled on an Icache miss 41811138Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 88195647 # Number of instructions fetch has processed 41911138Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 17208509 # Number of branches that fetch encountered 42011138Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 9547511 # Number of branches that fetch has predicted taken 42111138Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 60140641 # Number of cycles fetch has run and was not squashing or blocked 42211138Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 1322595 # Number of cycles fetch has spent squashing 42311138Sandreas.hansson@arm.comsystem.cpu.fetch.MiscStallCycles 6428 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 42411138Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 25 # Number of stall cycles due to pending traps 42511138Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 13633 # Number of stall cycles due to full MSHR 42611138Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 22763338 # Number of cache lines fetched 42711138Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 69414 # Number of outstanding Icache misses that were squashed 42811138Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 65868800 # Number of instructions fetched each cycle (Total) 42911138Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 1.694437 # Number of instructions fetched each cycle (Total) 43011138Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 1.296898 # Number of instructions fetched each cycle (Total) 4318317SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 43211138Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 20089005 30.50% 30.50% # Number of instructions fetched each cycle (Total) 43311138Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 8265359 12.55% 43.05% # Number of instructions fetched each cycle (Total) 43411138Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 9198123 13.96% 57.01% # Number of instructions fetched each cycle (Total) 43511138Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 28316313 42.99% 100.00% # Number of instructions fetched each cycle (Total) 4368317SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 4378317SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 43810409Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 43911138Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 65868800 # Number of instructions fetched each cycle (Total) 44011138Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.258026 # Number of branch fetches per cycle 44111138Sandreas.hansson@arm.comsystem.cpu.fetch.rate 1.322416 # Number of inst fetches per cycle 44211138Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 8616725 # Number of cycles decode is idle 44311138Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 19555814 # Number of cycles decode is blocked 44411138Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 31576285 # Number of cycles decode is running 44511138Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 5627882 # Number of cycles decode is unblocking 44611138Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 492094 # Number of cycles decode is squashing 44711138Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 3179727 # Number of times decode resolved a branch 44811138Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 171045 # Number of times decode detected a branch misprediction 44911138Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 101400911 # Number of instructions handled by decode 45011138Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 3043244 # Number of squashed instructions handled by decode 45111138Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 492094 # Number of cycles rename is squashing 45211138Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 13372904 # Number of cycles rename is idle 45311138Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 5353130 # Number of cycles rename is blocking 45411138Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 801467 # count of cycles rename stalled for serializing inst 45511138Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 32232883 # Number of cycles rename is running 45611138Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 13616322 # Number of cycles rename is unblocking 45711138Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 99196979 # Number of instructions processed by rename 45811138Sandreas.hansson@arm.comsystem.cpu.rename.SquashedInsts 981006 # Number of squashed instructions processed by rename 45911138Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 3848899 # Number of times rename has blocked due to ROB full 46011138Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 63135 # Number of times rename has blocked due to IQ full 46111138Sandreas.hansson@arm.comsystem.cpu.rename.LQFullEvents 4311075 # Number of times rename has blocked due to LQ full 46211138Sandreas.hansson@arm.comsystem.cpu.rename.SQFullEvents 5311261 # Number of times rename has blocked due to SQ full 46311138Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 103921430 # Number of destination operands rename has renamed 46411138Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 457681852 # Number of register rename lookups that rename has made 46511138Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 115406862 # Number of integer rename lookups 46610628Sandreas.hansson@arm.comsystem.cpu.rename.fp_rename_lookups 550 # Number of floating rename lookups 46710352Sandreas.hansson@arm.comsystem.cpu.rename.CommittedMaps 93629226 # Number of HB maps that are committed 46811138Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 10292204 # Number of HB maps that are undone due to squashing 46911138Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 18659 # count of serializing insts renamed 47011138Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 18650 # count of temporary serializing insts renamed 47111138Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 12699652 # count of insts added to the skid buffer 47211138Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 24320213 # Number of loads inserted to the mem dependence unit. 47311138Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 21993792 # Number of stores inserted to the mem dependence unit. 47411138Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingLoads 1400092 # Number of conflicting loads. 47511138Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingStores 2341142 # Number of conflicting stores. 47611138Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 98161647 # Number of instructions added to the IQ (excludes non-spec) 47711138Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 34523 # Number of non-speculative instructions added to the IQ 47811138Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 94891012 # Number of instructions issued 47911138Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 695609 # Number of squashed instructions issued 48011138Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 7513585 # Number of squashed instructions iterated over during squash; mainly for profiling 48111138Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 20245943 # Number of squashed operands that are examined and possibly removed from graph 48211138Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 737 # Number of squashed non-spec instructions that were removed 48311138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 65868800 # Number of insts issued each cycle 48411138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 1.440606 # Number of insts issued each cycle 48511138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.149928 # Number of insts issued each cycle 4868317SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 48711138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 17598833 26.72% 26.72% # Number of insts issued each cycle 48811138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 17429188 26.46% 53.18% # Number of insts issued each cycle 48911138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 17113322 25.98% 79.16% # Number of insts issued each cycle 49011138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 11675618 17.73% 96.88% # Number of insts issued each cycle 49111138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 2050869 3.11% 100.00% # Number of insts issued each cycle 49211138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 970 0.00% 100.00% # Number of insts issued each cycle 49310409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 49410409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 49510409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 4968317SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 4978317SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 49810409Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 49911138Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 65868800 # Number of insts issued each cycle 5008317SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 50111138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 6712111 22.40% 22.40% # attempts to use FU when none available 50211138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 39 0.00% 22.40% # attempts to use FU when none available 50311138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 22.40% # attempts to use FU when none available 50411138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 22.40% # attempts to use FU when none available 50511138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 22.40% # attempts to use FU when none available 50611138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 22.40% # attempts to use FU when none available 50711138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 22.40% # attempts to use FU when none available 50811138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 22.40% # attempts to use FU when none available 50911138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 22.40% # attempts to use FU when none available 51011138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 22.40% # attempts to use FU when none available 51111138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 22.40% # attempts to use FU when none available 51211138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 22.40% # attempts to use FU when none available 51311138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 22.40% # attempts to use FU when none available 51411138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 22.40% # attempts to use FU when none available 51511138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 22.40% # attempts to use FU when none available 51611138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 22.40% # attempts to use FU when none available 51711138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 22.40% # attempts to use FU when none available 51811138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 22.40% # attempts to use FU when none available 51911138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 22.40% # attempts to use FU when none available 52011138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 22.40% # attempts to use FU when none available 52111138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 22.40% # attempts to use FU when none available 52211138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 22.40% # attempts to use FU when none available 52311138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 22.40% # attempts to use FU when none available 52411138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 22.40% # attempts to use FU when none available 52511138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 22.40% # attempts to use FU when none available 52611138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 22.40% # attempts to use FU when none available 52711138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 22.40% # attempts to use FU when none available 52811138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 22.40% # attempts to use FU when none available 52911138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 22.40% # attempts to use FU when none available 53011138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 11183885 37.33% 59.74% # attempts to use FU when none available 53111138Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 12062879 40.26% 100.00% # attempts to use FU when none available 5328317SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 5338317SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 5348317SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 53511138Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 49494737 52.16% 52.16% # Type of FU issued 53611138Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 89878 0.09% 52.25% # Type of FU issued 53710892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.25% # Type of FU issued 53810892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 31 0.00% 52.25% # Type of FU issued 53910892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.25% # Type of FU issued 54010892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.25% # Type of FU issued 54110892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.25% # Type of FU issued 54210892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.25% # Type of FU issued 54310892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.25% # Type of FU issued 54410892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.25% # Type of FU issued 54510892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.25% # Type of FU issued 54610892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.25% # Type of FU issued 54710892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 52.25% # Type of FU issued 54810892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 52.25% # Type of FU issued 54910892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 52.25% # Type of FU issued 55010892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 52.25% # Type of FU issued 55110892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 52.25% # Type of FU issued 55210892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 52.25% # Type of FU issued 55310892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 52.25% # Type of FU issued 55410892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 52.25% # Type of FU issued 55510892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 52.25% # Type of FU issued 55610892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.25% # Type of FU issued 55710892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 52.25% # Type of FU issued 55810892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.25% # Type of FU issued 55910892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.25% # Type of FU issued 56010892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 7 0.00% 52.25% # Type of FU issued 56110892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.25% # Type of FU issued 56210892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.25% # Type of FU issued 56310892Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.25% # Type of FU issued 56411138Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 24064392 25.36% 77.61% # Type of FU issued 56511138Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 21241967 22.39% 100.00% # Type of FU issued 5668317SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 5678317SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 56811138Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 94891012 # Type of FU issued 56911138Sandreas.hansson@arm.comsystem.cpu.iq.rate 1.422807 # Inst issue rate 57011138Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 29958914 # FU busy when requested 57111138Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.315719 # FU busy rate (busy events/executed inst) 57211138Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 286305140 # Number of integer instruction queue reads 57311138Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 105721004 # Number of integer instruction queue writes 57411138Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 93462242 # Number of integer instruction queue wakeup accesses 57510628Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_reads 207 # Number of floating instruction queue reads 57610628Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_writes 248 # Number of floating instruction queue writes 57710409Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 57 # Number of floating instruction queue wakeup accesses 57811138Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 124849808 # Number of integer alu accesses 57910628Sandreas.hansson@arm.comsystem.cpu.iq.fp_alu_accesses 118 # Number of floating point alu accesses 58011138Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 1363438 # Number of loads that had data forwarded from stores 5818317SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 58211138Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1453951 # Number of loads squashed 58311138Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 2082 # Number of memory responses ignored because the instruction is squashed 58411138Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 11760 # Number of memory ordering violations 58511138Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 1438054 # Number of stores squashed 5868317SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 5878317SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 58811138Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 138729 # Number of loads that were rescheduled 58911138Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 184462 # Number of times an access to memory failed due to the cache being blocked 5908317SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 59111138Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 492094 # Number of cycles IEW is squashing 59211138Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 624554 # Number of cycles IEW is blocking 59311138Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 468032 # Number of cycles IEW is unblocking 59411138Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 98206039 # Number of instructions dispatched to IQ 59510409Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 59611138Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 24320213 # Number of dispatched load instructions 59711138Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 21993792 # Number of dispatched store instructions 59811138Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 18603 # Number of dispatched non-speculative instructions 59911138Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 1634 # Number of times the IQ has become full, causing a stall 60011138Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 463552 # Number of times the LSQ has become full, causing a stall 60111138Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 11760 # Number of memory order violations 60211138Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 302690 # Number of branches that were predicted taken incorrectly 60311138Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 221650 # Number of branches that were predicted not taken incorrectly 60411138Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 524340 # Number of branch mispredicts detected at execute 60511138Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 93974044 # Number of executed instructions 60611138Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 23757485 # Number of load instructions executed 60711138Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 916968 # Number of squashed instructions skipped in execute 6088317SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 60911138Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 9869 # number of nop insts executed 61011138Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 44742217 # number of memory reference insts executed 61111138Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 14251815 # Number of branches executed 61211138Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 20984732 # Number of stores executed 61311138Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 1.409057 # Inst execution rate 61411138Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 93584291 # cumulative count of insts sent to commit 61511138Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 93462299 # cumulative count of insts written-back 61611138Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 44972986 # num instructions producing a value 61711138Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 76550519 # num instructions consuming a value 6188317SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 61911138Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 1.401384 # insts written-back per cycle 62011138Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.587494 # average fanout of values written-back 6218317SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 62211138Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 6533064 # The number of squashed insts skipped by commit 6239459Ssaidi@eecs.umich.edusystem.cpu.commit.commitNonSpecStalls 33786 # The number of times commit has been forced to stall to communicate backwards 62411138Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 479099 # The number of times a branch was mispredicted 62511138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 64811353 # Number of insts commited each cycle 62611138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 1.399263 # Number of insts commited each cycle 62711138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 2.164401 # Number of insts commited each cycle 6288241SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 62911138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 31214732 48.16% 48.16% # Number of insts commited each cycle 63011138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 16807105 25.93% 74.09% # Number of insts commited each cycle 63111138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 4339311 6.70% 80.79% # Number of insts commited each cycle 63211138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 4161583 6.42% 87.21% # Number of insts commited each cycle 63311138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 1937068 2.99% 90.20% # Number of insts commited each cycle 63411138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 1261836 1.95% 92.15% # Number of insts commited each cycle 63511138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 738743 1.14% 93.29% # Number of insts commited each cycle 63611138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 580049 0.89% 94.18% # Number of insts commited each cycle 63711138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 3770926 5.82% 100.00% # Number of insts commited each cycle 6388241SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 6398241SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 6408241SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 64111138Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 64811353 # Number of insts commited each cycle 64210812Snilay@cs.wisc.edusystem.cpu.commit.committedInsts 70913182 # Number of instructions committed 64310812Snilay@cs.wisc.edusystem.cpu.commit.committedOps 90688137 # Number of ops (including micro ops) committed 6448317SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 64510352Sandreas.hansson@arm.comsystem.cpu.commit.refs 43422000 # Number of memory references committed 64610352Sandreas.hansson@arm.comsystem.cpu.commit.loads 22866262 # Number of loads committed 6478317SN/Asystem.cpu.commit.membars 15920 # Number of memory barriers committed 64810812Snilay@cs.wisc.edusystem.cpu.commit.branches 13741486 # Number of branches committed 6498241SN/Asystem.cpu.commit.fp_insts 56 # Number of committed floating point instructions. 65010352Sandreas.hansson@arm.comsystem.cpu.commit.int_insts 81528487 # Number of committed integer instructions. 6518241SN/Asystem.cpu.commit.function_calls 1679850 # Number of function calls committed. 65210220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 65310812Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::IntAlu 47186011 52.03% 52.03% # Class of committed instruction 65410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntMult 80119 0.09% 52.12% # Class of committed instruction 65510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntDiv 0 0.00% 52.12% # Class of committed instruction 65610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 52.12% # Class of committed instruction 65710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 52.12% # Class of committed instruction 65810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 52.12% # Class of committed instruction 65910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 52.12% # Class of committed instruction 66010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 52.12% # Class of committed instruction 66110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 52.12% # Class of committed instruction 66210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 52.12% # Class of committed instruction 66310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 52.12% # Class of committed instruction 66410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 52.12% # Class of committed instruction 66510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 52.12% # Class of committed instruction 66610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 52.12% # Class of committed instruction 66710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 52.12% # Class of committed instruction 66810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 52.12% # Class of committed instruction 66910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 52.12% # Class of committed instruction 67010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 52.12% # Class of committed instruction 67110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 52.12% # Class of committed instruction 67210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 52.12% # Class of committed instruction 67310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 52.12% # Class of committed instruction 67410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 52.12% # Class of committed instruction 67510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 52.12% # Class of committed instruction 67610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 52.12% # Class of committed instruction 67710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 52.12% # Class of committed instruction 67810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 7 0.00% 52.12% # Class of committed instruction 67910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 52.12% # Class of committed instruction 68010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 52.12% # Class of committed instruction 68110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 52.12% # Class of committed instruction 68210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::MemRead 22866262 25.21% 77.33% # Class of committed instruction 68310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::MemWrite 20555738 22.67% 100.00% # Class of committed instruction 68410220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 68510220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 68610812Snilay@cs.wisc.edusystem.cpu.commit.op_class_0::total 90688137 # Class of committed instruction 68711138Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 3770926 # number cycles where commit BW limit reached 68811138Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 158236329 # The number of ROB reads 68911138Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 195501562 # The number of ROB writes 69011138Sandreas.hansson@arm.comsystem.cpu.timesIdled 24613 # Number of times that the entire CPU went into an idle state and unscheduled itself 69111138Sandreas.hansson@arm.comsystem.cpu.idleCycles 824041 # Total number of cycles that the CPU has spent unscheduled due to idling 69210812Snilay@cs.wisc.edusystem.cpu.committedInsts 70907630 # Number of Instructions Simulated 69310812Snilay@cs.wisc.edusystem.cpu.committedOps 90682585 # Number of Ops (including micro ops) Simulated 69411138Sandreas.hansson@arm.comsystem.cpu.cpi 0.940559 # CPI: Cycles Per Instruction 69511138Sandreas.hansson@arm.comsystem.cpu.cpi_total 0.940559 # CPI: Total CPI of All Threads 69611138Sandreas.hansson@arm.comsystem.cpu.ipc 1.063197 # IPC: Instructions Per Cycle 69711138Sandreas.hansson@arm.comsystem.cpu.ipc_total 1.063197 # IPC: Total IPC of All Threads 69811138Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 102271310 # number of integer regfile reads 69911138Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 56791274 # number of integer regfile writes 70010409Sandreas.hansson@arm.comsystem.cpu.fp_regfile_reads 36 # number of floating regfile reads 70110409Sandreas.hansson@arm.comsystem.cpu.fp_regfile_writes 21 # number of floating regfile writes 70211138Sandreas.hansson@arm.comsystem.cpu.cc_regfile_reads 346086877 # number of cc regfile reads 70311138Sandreas.hansson@arm.comsystem.cpu.cc_regfile_writes 38805113 # number of cc regfile writes 70411138Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 44208470 # number of misc regfile reads 7059459Ssaidi@eecs.umich.edusystem.cpu.misc_regfile_writes 31840 # number of misc regfile writes 70611138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 485016 # number of replacements 70711138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 510.742621 # Cycle average of tags in use 70811138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 40419295 # Total number of references to valid blocks. 70911138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 485528 # Sample count of references to valid blocks. 71011138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 83.248124 # Average number of references to valid blocks. 71111138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 152905500 # Cycle when the warmup percentage was hit. 71211138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 510.742621 # Average occupied blocks per requestor 71311138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.997544 # Average percentage of cache occupancy 71411138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.997544 # Average percentage of cache occupancy 71510628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 71610628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id 71710628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 454 # Occupied blocks per task id 71810628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 71911138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tag_accesses 84611982 # Number of tag accesses 72011138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.data_accesses 84611982 # Number of data accesses 72111138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 21497006 # number of ReadReq hits 72211138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 21497006 # number of ReadReq hits 72311138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 18830802 # number of WriteReq hits 72411138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 18830802 # number of WriteReq hits 72511138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 60196 # number of SoftPFReq hits 72611138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 60196 # number of SoftPFReq hits 72711138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 15349 # number of LoadLockedReq hits 72811138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 15349 # number of LoadLockedReq hits 72910628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits 73010628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits 73111138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 40327808 # number of demand (read+write) hits 73211138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 40327808 # number of demand (read+write) hits 73311138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 40388004 # number of overall hits 73411138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 40388004 # number of overall hits 73511138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 555640 # number of ReadReq misses 73611138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 555640 # number of ReadReq misses 73711138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 1019099 # number of WriteReq misses 73811138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 1019099 # number of WriteReq misses 73911138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 68639 # number of SoftPFReq misses 74011138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 68639 # number of SoftPFReq misses 74111138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 577 # number of LoadLockedReq misses 74211138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 577 # number of LoadLockedReq misses 74311138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 1574739 # number of demand (read+write) misses 74411138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 1574739 # number of demand (read+write) misses 74511138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 1643378 # number of overall misses 74611138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 1643378 # number of overall misses 74711138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 9002363000 # number of ReadReq miss cycles 74811138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 9002363000 # number of ReadReq miss cycles 74911138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 14580629410 # number of WriteReq miss cycles 75011138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 14580629410 # number of WriteReq miss cycles 75111138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 5329000 # number of LoadLockedReq miss cycles 75211138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 5329000 # number of LoadLockedReq miss cycles 75311138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 23582992410 # number of demand (read+write) miss cycles 75411138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 23582992410 # number of demand (read+write) miss cycles 75511138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 23582992410 # number of overall miss cycles 75611138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 23582992410 # number of overall miss cycles 75711138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 22052646 # number of ReadReq accesses(hits+misses) 75811138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 22052646 # number of ReadReq accesses(hits+misses) 75910628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses) 76010628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses) 76111138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 128835 # number of SoftPFReq accesses(hits+misses) 76211138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 128835 # number of SoftPFReq accesses(hits+misses) 76310628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 15926 # number of LoadLockedReq accesses(hits+misses) 76410628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 15926 # number of LoadLockedReq accesses(hits+misses) 76510628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses) 76610628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses) 76711138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 41902547 # number of demand (read+write) accesses 76811138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 41902547 # number of demand (read+write) accesses 76911138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 42031382 # number of overall (read+write) accesses 77011138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 42031382 # number of overall (read+write) accesses 77111138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.025196 # miss rate for ReadReq accesses 77211138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.025196 # miss rate for ReadReq accesses 77311138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.051340 # miss rate for WriteReq accesses 77411138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.051340 # miss rate for WriteReq accesses 77511138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.532767 # miss rate for SoftPFReq accesses 77611138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.532767 # miss rate for SoftPFReq accesses 77711138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.036230 # miss rate for LoadLockedReq accesses 77811138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.036230 # miss rate for LoadLockedReq accesses 77911138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.037581 # miss rate for demand accesses 78011138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.037581 # miss rate for demand accesses 78111138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.039099 # miss rate for overall accesses 78211138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.039099 # miss rate for overall accesses 78311138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16201.790728 # average ReadReq miss latency 78411138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 16201.790728 # average ReadReq miss latency 78511138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14307.372895 # average WriteReq miss latency 78611138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 14307.372895 # average WriteReq miss latency 78711138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 9235.701906 # average LoadLockedReq miss latency 78811138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 9235.701906 # average LoadLockedReq miss latency 78911138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 14975.810220 # average overall miss latency 79011138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 14975.810220 # average overall miss latency 79111138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 14350.315271 # average overall miss latency 79211138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 14350.315271 # average overall miss latency 79311138Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 29 # number of cycles access was blocked 79411138Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 3096615 # number of cycles access was blocked 79510944Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 6 # number of cycles access was blocked 79611138Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 130248 # number of cycles access was blocked 79711138Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 4.833333 # average number of cycles each access was blocked 79811138Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets 23.774760 # average number of cycles each access was blocked 79910628Sandreas.hansson@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 80010628Sandreas.hansson@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 80111138Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::writebacks 253749 # number of writebacks 80211138Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::total 253749 # number of writebacks 80311138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 256216 # number of ReadReq MSHR hits 80411138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 256216 # number of ReadReq MSHR hits 80511138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 870580 # number of WriteReq MSHR hits 80611138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 870580 # number of WriteReq MSHR hits 80711138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 577 # number of LoadLockedReq MSHR hits 80811138Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 577 # number of LoadLockedReq MSHR hits 80911138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 1126796 # number of demand (read+write) MSHR hits 81011138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 1126796 # number of demand (read+write) MSHR hits 81111138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 1126796 # number of overall MSHR hits 81211138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 1126796 # number of overall MSHR hits 81311138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 299424 # number of ReadReq MSHR misses 81411138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 299424 # number of ReadReq MSHR misses 81511138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 148519 # number of WriteReq MSHR misses 81611138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 148519 # number of WriteReq MSHR misses 81711138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 37595 # number of SoftPFReq MSHR misses 81811138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 37595 # number of SoftPFReq MSHR misses 81911138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 447943 # number of demand (read+write) MSHR misses 82011138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 447943 # number of demand (read+write) MSHR misses 82111138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 485538 # number of overall MSHR misses 82211138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 485538 # number of overall MSHR misses 82311138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3220458500 # number of ReadReq MSHR miss cycles 82411138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 3220458500 # number of ReadReq MSHR miss cycles 82511138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2349684961 # number of WriteReq MSHR miss cycles 82611138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 2349684961 # number of WriteReq MSHR miss cycles 82711138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 2014368500 # number of SoftPFReq MSHR miss cycles 82811138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 2014368500 # number of SoftPFReq MSHR miss cycles 82911138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 5570143461 # number of demand (read+write) MSHR miss cycles 83011138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 5570143461 # number of demand (read+write) MSHR miss cycles 83111138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 7584511961 # number of overall MSHR miss cycles 83211138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 7584511961 # number of overall MSHR miss cycles 83311138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.013578 # mshr miss rate for ReadReq accesses 83411138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.013578 # mshr miss rate for ReadReq accesses 83511138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.007482 # mshr miss rate for WriteReq accesses 83611138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.007482 # mshr miss rate for WriteReq accesses 83711138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.291807 # mshr miss rate for SoftPFReq accesses 83811138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.291807 # mshr miss rate for SoftPFReq accesses 83910944Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.010690 # mshr miss rate for demand accesses 84010944Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.010690 # mshr miss rate for demand accesses 84110944Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.011552 # mshr miss rate for overall accesses 84210944Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.011552 # mshr miss rate for overall accesses 84311138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10755.512250 # average ReadReq mshr miss latency 84411138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10755.512250 # average ReadReq mshr miss latency 84511138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15820.770144 # average WriteReq mshr miss latency 84611138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15820.770144 # average WriteReq mshr miss latency 84711138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 53580.755420 # average SoftPFReq mshr miss latency 84811138Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53580.755420 # average SoftPFReq mshr miss latency 84911138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12434.938064 # average overall mshr miss latency 85011138Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 12434.938064 # average overall mshr miss latency 85111138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15620.841131 # average overall mshr miss latency 85211138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 15620.841131 # average overall mshr miss latency 85310628Sandreas.hansson@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 85411138Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 322602 # number of replacements 85511138Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 510.289801 # Cycle average of tags in use 85611138Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 22429330 # Total number of references to valid blocks. 85711138Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 323114 # Sample count of references to valid blocks. 85811138Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 69.416150 # Average number of references to valid blocks. 85911138Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 1108313500 # Cycle when the warmup percentage was hit. 86011138Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 510.289801 # Average occupied blocks per requestor 86111138Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.996660 # Average percentage of cache occupancy 86211138Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.996660 # Average percentage of cache occupancy 86310944Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 86411138Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 90 # Occupied blocks per task id 86511138Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 58 # Occupied blocks per task id 86611138Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 7 # Occupied blocks per task id 86711138Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::3 350 # Occupied blocks per task id 86810628Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 7 # Occupied blocks per task id 86910944Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 87011138Sandreas.hansson@arm.comsystem.cpu.icache.tags.tag_accesses 45849556 # Number of tag accesses 87111138Sandreas.hansson@arm.comsystem.cpu.icache.tags.data_accesses 45849556 # Number of data accesses 87211138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 22429330 # number of ReadReq hits 87311138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 22429330 # number of ReadReq hits 87411138Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 22429330 # number of demand (read+write) hits 87511138Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 22429330 # number of demand (read+write) hits 87611138Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 22429330 # number of overall hits 87711138Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 22429330 # number of overall hits 87811138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 333886 # number of ReadReq misses 87911138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 333886 # number of ReadReq misses 88011138Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 333886 # number of demand (read+write) misses 88111138Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 333886 # number of demand (read+write) misses 88211138Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 333886 # number of overall misses 88311138Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 333886 # number of overall misses 88411138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 3387462898 # number of ReadReq miss cycles 88511138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 3387462898 # number of ReadReq miss cycles 88611138Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 3387462898 # number of demand (read+write) miss cycles 88711138Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 3387462898 # number of demand (read+write) miss cycles 88811138Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 3387462898 # number of overall miss cycles 88911138Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 3387462898 # number of overall miss cycles 89011138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 22763216 # number of ReadReq accesses(hits+misses) 89111138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 22763216 # number of ReadReq accesses(hits+misses) 89211138Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 22763216 # number of demand (read+write) accesses 89311138Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 22763216 # number of demand (read+write) accesses 89411138Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 22763216 # number of overall (read+write) accesses 89511138Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 22763216 # number of overall (read+write) accesses 89611138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.014668 # miss rate for ReadReq accesses 89711138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.014668 # miss rate for ReadReq accesses 89811138Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.014668 # miss rate for demand accesses 89911138Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.014668 # miss rate for demand accesses 90011138Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.014668 # miss rate for overall accesses 90111138Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.014668 # miss rate for overall accesses 90211138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 10145.567343 # average ReadReq miss latency 90311138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 10145.567343 # average ReadReq miss latency 90411138Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 10145.567343 # average overall miss latency 90511138Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 10145.567343 # average overall miss latency 90611138Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 10145.567343 # average overall miss latency 90711138Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 10145.567343 # average overall miss latency 90811138Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 275055 # number of cycles access was blocked 90911138Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_targets 50 # number of cycles access was blocked 91011138Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 16465 # number of cycles access was blocked 91111138Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_targets 2 # number of cycles access was blocked 91211138Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 16.705436 # average number of cycles each access was blocked 91311138Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets 25 # average number of cycles each access was blocked 91410628Sandreas.hansson@arm.comsystem.cpu.icache.fast_writes 0 # number of fast writes performed 91510628Sandreas.hansson@arm.comsystem.cpu.icache.cache_copies 0 # number of cache copies performed 91611138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 10762 # number of ReadReq MSHR hits 91711138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 10762 # number of ReadReq MSHR hits 91811138Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 10762 # number of demand (read+write) MSHR hits 91911138Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 10762 # number of demand (read+write) MSHR hits 92011138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 10762 # number of overall MSHR hits 92111138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 10762 # number of overall MSHR hits 92211138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 323124 # number of ReadReq MSHR misses 92311138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 323124 # number of ReadReq MSHR misses 92411138Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 323124 # number of demand (read+write) MSHR misses 92511138Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 323124 # number of demand (read+write) MSHR misses 92611138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 323124 # number of overall MSHR misses 92711138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 323124 # number of overall MSHR misses 92811138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 3106237439 # number of ReadReq MSHR miss cycles 92911138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 3106237439 # number of ReadReq MSHR miss cycles 93011138Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 3106237439 # number of demand (read+write) MSHR miss cycles 93111138Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 3106237439 # number of demand (read+write) MSHR miss cycles 93211138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 3106237439 # number of overall MSHR miss cycles 93311138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 3106237439 # number of overall MSHR miss cycles 93411138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.014195 # mshr miss rate for ReadReq accesses 93511138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.014195 # mshr miss rate for ReadReq accesses 93611138Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.014195 # mshr miss rate for demand accesses 93711138Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.014195 # mshr miss rate for demand accesses 93811138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.014195 # mshr miss rate for overall accesses 93911138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.014195 # mshr miss rate for overall accesses 94011138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 9613.143682 # average ReadReq mshr miss latency 94111138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 9613.143682 # average ReadReq mshr miss latency 94211138Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 9613.143682 # average overall mshr miss latency 94311138Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 9613.143682 # average overall mshr miss latency 94411138Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 9613.143682 # average overall mshr miss latency 94511138Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 9613.143682 # average overall mshr miss latency 94610628Sandreas.hansson@arm.comsystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 94711138Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.num_hwpf_issued 824554 # number of hwpf issued 94811138Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfIdentified 825997 # number of prefetch candidates identified 94911138Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfBufferHit 1265 # number of redundant prefetches already in prefetch queue 95010628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 95110628Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 95211138Sandreas.hansson@arm.comsystem.cpu.l2cache.prefetcher.pfSpanPage 78883 # number of prefetches not generated due to page crossing 95311138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 129320 # number of replacements 95411138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 16077.798328 # Cycle average of tags in use 95511138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 1332136 # Total number of references to valid blocks. 95611138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.sampled_refs 145605 # Sample count of references to valid blocks. 95711138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 9.148972 # Average number of references to valid blocks. 95810628Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 95911138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 12580.729391 # Average occupied blocks per requestor 96011138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 1435.218060 # Average occupied blocks per requestor 96111138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 1954.277207 # Average occupied blocks per requestor 96211138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 107.573670 # Average occupied blocks per requestor 96311138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.767867 # Average percentage of cache occupancy 96411138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.087599 # Average percentage of cache occupancy 96511138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.119280 # Average percentage of cache occupancy 96611138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.006566 # Average percentage of cache occupancy 96711138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.981311 # Average percentage of cache occupancy 96811138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1022 27 # Occupied blocks per task id 96911138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 16258 # Occupied blocks per task id 97010726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::1 8 # Occupied blocks per task id 97110944Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::2 3 # Occupied blocks per task id 97211138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::3 14 # Occupied blocks per task id 97311138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::4 2 # Occupied blocks per task id 97411138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 156 # Occupied blocks per task id 97511138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 2698 # Occupied blocks per task id 97611138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 11935 # Occupied blocks per task id 97711138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 582 # Occupied blocks per task id 97811138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 887 # Occupied blocks per task id 97911138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1022 0.001648 # Percentage of cache occupancy per task id 98011138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.992310 # Percentage of cache occupancy per task id 98111138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tag_accesses 24877336 # Number of tag accesses 98211138Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.data_accesses 24877336 # Number of data accesses 98311138Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::writebacks 253749 # number of Writeback hits 98411138Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_hits::total 253749 # number of Writeback hits 98511138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits 98611138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits 98711138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 137176 # number of ReadExReq hits 98811138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 137176 # number of ReadExReq hits 98911138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 313988 # number of ReadCleanReq hits 99011138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 313988 # number of ReadCleanReq hits 99111138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 305816 # number of ReadSharedReq hits 99211138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 305816 # number of ReadSharedReq hits 99311138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 313988 # number of demand (read+write) hits 99411138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 442992 # number of demand (read+write) hits 99511138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 756980 # number of demand (read+write) hits 99611138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 313988 # number of overall hits 99711138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 442992 # number of overall hits 99811138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 756980 # number of overall hits 99910628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 6 # number of UpgradeReq misses 100010628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 6 # number of UpgradeReq misses 100111138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 11383 # number of ReadExReq misses 100211138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 11383 # number of ReadExReq misses 100311138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 9125 # number of ReadCleanReq misses 100411138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 9125 # number of ReadCleanReq misses 100511138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 31153 # number of ReadSharedReq misses 100611138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 31153 # number of ReadSharedReq misses 100711138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 9125 # number of demand (read+write) misses 100811138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 42536 # number of demand (read+write) misses 100911138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 51661 # number of demand (read+write) misses 101011138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 9125 # number of overall misses 101111138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 42536 # number of overall misses 101211138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 51661 # number of overall misses 101311138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1232022000 # number of ReadExReq miss cycles 101411138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 1232022000 # number of ReadExReq miss cycles 101511138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 709673500 # number of ReadCleanReq miss cycles 101611138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 709673500 # number of ReadCleanReq miss cycles 101711138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 2693968000 # number of ReadSharedReq miss cycles 101811138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 2693968000 # number of ReadSharedReq miss cycles 101911138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 709673500 # number of demand (read+write) miss cycles 102011138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 3925990000 # number of demand (read+write) miss cycles 102111138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 4635663500 # number of demand (read+write) miss cycles 102211138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 709673500 # number of overall miss cycles 102311138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 3925990000 # number of overall miss cycles 102411138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 4635663500 # number of overall miss cycles 102511138Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::writebacks 253749 # number of Writeback accesses(hits+misses) 102611138Sandreas.hansson@arm.comsystem.cpu.l2cache.Writeback_accesses::total 253749 # number of Writeback accesses(hits+misses) 102711138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 10 # number of UpgradeReq accesses(hits+misses) 102811138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 10 # number of UpgradeReq accesses(hits+misses) 102911138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 148559 # number of ReadExReq accesses(hits+misses) 103011138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 148559 # number of ReadExReq accesses(hits+misses) 103111138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 323113 # number of ReadCleanReq accesses(hits+misses) 103211138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 323113 # number of ReadCleanReq accesses(hits+misses) 103311138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 336969 # number of ReadSharedReq accesses(hits+misses) 103411138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 336969 # number of ReadSharedReq accesses(hits+misses) 103511138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 323113 # number of demand (read+write) accesses 103611138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 485528 # number of demand (read+write) accesses 103711138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 808641 # number of demand (read+write) accesses 103811138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 323113 # number of overall (read+write) accesses 103911138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 485528 # number of overall (read+write) accesses 104011138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 808641 # number of overall (read+write) accesses 104111138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.600000 # miss rate for UpgradeReq accesses 104211138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.600000 # miss rate for UpgradeReq accesses 104311138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.076623 # miss rate for ReadExReq accesses 104411138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.076623 # miss rate for ReadExReq accesses 104511138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.028241 # miss rate for ReadCleanReq accesses 104611138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.028241 # miss rate for ReadCleanReq accesses 104711138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.092451 # miss rate for ReadSharedReq accesses 104811138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.092451 # miss rate for ReadSharedReq accesses 104911138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.028241 # miss rate for demand accesses 105011138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.087608 # miss rate for demand accesses 105111138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.063886 # miss rate for demand accesses 105211138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.028241 # miss rate for overall accesses 105311138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.087608 # miss rate for overall accesses 105411138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.063886 # miss rate for overall accesses 105511138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 108233.506106 # average ReadExReq miss latency 105611138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 108233.506106 # average ReadExReq miss latency 105711138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77772.438356 # average ReadCleanReq miss latency 105811138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77772.438356 # average ReadCleanReq miss latency 105911138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86475.395628 # average ReadSharedReq miss latency 106011138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86475.395628 # average ReadSharedReq miss latency 106111138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77772.438356 # average overall miss latency 106211138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 92298.053414 # average overall miss latency 106311138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 89732.360969 # average overall miss latency 106411138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77772.438356 # average overall miss latency 106511138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 92298.053414 # average overall miss latency 106611138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 89732.360969 # average overall miss latency 106710628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 106810628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 106910628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 107010628Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 107110628Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 107210628Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 107310628Sandreas.hansson@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 107410628Sandreas.hansson@arm.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 107511138Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::writebacks 97768 # number of writebacks 107611138Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::total 97768 # number of writebacks 107711138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 3059 # number of ReadExReq MSHR hits 107811138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::total 3059 # number of ReadExReq MSHR hits 107911138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 35 # number of ReadCleanReq MSHR hits 108011138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::total 35 # number of ReadCleanReq MSHR hits 108111138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 117 # number of ReadSharedReq MSHR hits 108211138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 117 # number of ReadSharedReq MSHR hits 108311138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 35 # number of demand (read+write) MSHR hits 108411138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 3176 # number of demand (read+write) MSHR hits 108511138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 3211 # number of demand (read+write) MSHR hits 108611138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 35 # number of overall MSHR hits 108711138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 3176 # number of overall MSHR hits 108811138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 3211 # number of overall MSHR hits 108911138Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::writebacks 3482 # number of CleanEvict MSHR misses 109011138Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::total 3482 # number of CleanEvict MSHR misses 109111138Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 112450 # number of HardPFReq MSHR misses 109211138Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::total 112450 # number of HardPFReq MSHR misses 109310628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 6 # number of UpgradeReq MSHR misses 109410628Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 6 # number of UpgradeReq MSHR misses 109511138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 8324 # number of ReadExReq MSHR misses 109611138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 8324 # number of ReadExReq MSHR misses 109711138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 9090 # number of ReadCleanReq MSHR misses 109811138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 9090 # number of ReadCleanReq MSHR misses 109911138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 31036 # number of ReadSharedReq MSHR misses 110011138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 31036 # number of ReadSharedReq MSHR misses 110111138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 9090 # number of demand (read+write) MSHR misses 110211138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 39360 # number of demand (read+write) MSHR misses 110311138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 48450 # number of demand (read+write) MSHR misses 110411138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 9090 # number of overall MSHR misses 110511138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 39360 # number of overall MSHR misses 110611138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 112450 # number of overall MSHR misses 110711138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 160900 # number of overall MSHR misses 110811138Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 10622734578 # number of HardPFReq MSHR miss cycles 110911138Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::total 10622734578 # number of HardPFReq MSHR miss cycles 111011138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 104000 # number of UpgradeReq MSHR miss cycles 111111138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 104000 # number of UpgradeReq MSHR miss cycles 111211138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 672201000 # number of ReadExReq MSHR miss cycles 111311138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 672201000 # number of ReadExReq MSHR miss cycles 111411138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 652903000 # number of ReadCleanReq MSHR miss cycles 111511138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 652903000 # number of ReadCleanReq MSHR miss cycles 111611138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 2499575500 # number of ReadSharedReq MSHR miss cycles 111711138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 2499575500 # number of ReadSharedReq MSHR miss cycles 111811138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 652903000 # number of demand (read+write) MSHR miss cycles 111911138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 3171776500 # number of demand (read+write) MSHR miss cycles 112011138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 3824679500 # number of demand (read+write) MSHR miss cycles 112111138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 652903000 # number of overall MSHR miss cycles 112211138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3171776500 # number of overall MSHR miss cycles 112311138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 10622734578 # number of overall MSHR miss cycles 112411138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 14447414078 # number of overall MSHR miss cycles 112510892Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 112610892Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 112710628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 112810628Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 112911138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.600000 # mshr miss rate for UpgradeReq accesses 113011138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.600000 # mshr miss rate for UpgradeReq accesses 113111138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.056032 # mshr miss rate for ReadExReq accesses 113211138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.056032 # mshr miss rate for ReadExReq accesses 113311138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.028133 # mshr miss rate for ReadCleanReq accesses 113411138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.028133 # mshr miss rate for ReadCleanReq accesses 113511138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.092103 # mshr miss rate for ReadSharedReq accesses 113611138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.092103 # mshr miss rate for ReadSharedReq accesses 113711138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.028133 # mshr miss rate for demand accesses 113811138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.081066 # mshr miss rate for demand accesses 113911138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.059915 # mshr miss rate for demand accesses 114011138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.028133 # mshr miss rate for overall accesses 114111138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.081066 # mshr miss rate for overall accesses 114210628Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses 114311138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.198976 # mshr miss rate for overall accesses 114411138Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 94466.292379 # average HardPFReq mshr miss latency 114511138Sandreas.hansson@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 94466.292379 # average HardPFReq mshr miss latency 114611138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17333.333333 # average UpgradeReq mshr miss latency 114711138Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17333.333333 # average UpgradeReq mshr miss latency 114811138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 80754.565113 # average ReadExReq mshr miss latency 114911138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 80754.565113 # average ReadExReq mshr miss latency 115011138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71826.512651 # average ReadCleanReq mshr miss latency 115111138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71826.512651 # average ReadCleanReq mshr miss latency 115211138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80537.939812 # average ReadSharedReq mshr miss latency 115311138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80537.939812 # average ReadSharedReq mshr miss latency 115411138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71826.512651 # average overall mshr miss latency 115511138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 80583.752541 # average overall mshr miss latency 115611138Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 78940.753354 # average overall mshr miss latency 115711138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71826.512651 # average overall mshr miss latency 115811138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 80583.752541 # average overall mshr miss latency 115911138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 94466.292379 # average overall mshr miss latency 116011138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 89791.262138 # average overall mshr miss latency 116110628Sandreas.hansson@arm.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 116211138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 1616280 # Total number of requests made to the snoop filter. 116311138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 807659 # Number of requests hitting in the snoop filter with a single holder of the requested data. 116411138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 79832 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 116511138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 20376 # Total number of snoops made to the snoop filter. 116611138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 20194 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 116711138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 182 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 116811138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 660093 # Transaction distribution 116911138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::Writeback 351517 # Transaction distribution 117011138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 505600 # Transaction distribution 117111138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::HardPFReq 141126 # Transaction distribution 117211138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 10 # Transaction distribution 117311138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 10 # Transaction distribution 117411138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 148559 # Transaction distribution 117511138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 148559 # Transaction distribution 117611138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 323124 # Transaction distribution 117711138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 336969 # Transaction distribution 117811138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 938319 # Packet count per connected master and slave (bytes) 117911138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1406791 # Packet count per connected master and slave (bytes) 118011138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 2345110 # Packet count per connected master and slave (bytes) 118111138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20679232 # Cumulative packet size per connected master and slave (bytes) 118211138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 47313728 # Cumulative packet size per connected master and slave (bytes) 118311138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size::total 67992960 # Cumulative packet size per connected master and slave (bytes) 118411138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 270457 # Total snoops (count) 118511138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 1886726 # Request fanout histogram 118611138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.095537 # Request fanout histogram 118711138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.294284 # Request fanout histogram 118810409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 118911138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 1706655 90.46% 90.46% # Request fanout histogram 119011138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 179889 9.53% 99.99% # Request fanout histogram 119111138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 182 0.01% 100.00% # Request fanout histogram 119210409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 119311138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 119410827Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 119511138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 1886726 # Request fanout histogram 119611138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 1061889000 # Layer occupancy (ticks) 119710892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 3.2 # Layer utilization (%) 119811138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 485111148 # Layer occupancy (ticks) 119910409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 1.5 # Layer utilization (%) 120011138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 728499095 # Layer occupancy (ticks) 120110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 2.2 # Layer utilization (%) 120211138Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 136869 # Transaction distribution 120311138Sandreas.hansson@arm.comsystem.membus.trans_dist::Writeback 97768 # Transaction distribution 120411138Sandreas.hansson@arm.comsystem.membus.trans_dist::CleanEvict 30364 # Transaction distribution 120510628Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 6 # Transaction distribution 120610628Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 6 # Transaction distribution 120711138Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 8324 # Transaction distribution 120811138Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 8324 # Transaction distribution 120911138Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadSharedReq 136869 # Transaction distribution 121011138Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 418530 # Packet count per connected master and slave (bytes) 121111138Sandreas.hansson@arm.comsystem.membus.pkt_count::total 418530 # Packet count per connected master and slave (bytes) 121211138Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15549504 # Cumulative packet size per connected master and slave (bytes) 121311138Sandreas.hansson@arm.comsystem.membus.pkt_size::total 15549504 # Cumulative packet size per connected master and slave (bytes) 121410628Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 121511138Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 273331 # Request fanout histogram 121610628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 121710628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 121810628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 121911138Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 273331 100.00% 100.00% # Request fanout histogram 122010628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 122110628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 122210628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 122310628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 122411138Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 273331 # Request fanout histogram 122511138Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 739892708 # Layer occupancy (ticks) 122610892Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 2.2 # Layer utilization (%) 122711138Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 756443702 # Layer occupancy (ticks) 122810726Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 2.3 # Layer utilization (%) 12297860SN/A 12307860SN/A---------- End Simulation Statistics ---------- 1231