stats.txt revision 10036
17860SN/A 27860SN/A---------- Begin Simulation Statistics ---------- 39988Snilay@cs.wisc.edusim_seconds 0.026810 # Number of seconds simulated 49988Snilay@cs.wisc.edusim_ticks 26810051000 # Number of ticks simulated 59988Snilay@cs.wisc.edufinal_tick 26810051000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 67860SN/Asim_freq 1000000000000 # Frequency of simulated ticks 710036SAli.Saidi@ARM.comhost_inst_rate 140336 # Simulator instruction rate (inst/s) 810036SAli.Saidi@ARM.comhost_op_rate 199155 # Simulator op (including micro ops) rate (op/s) 910036SAli.Saidi@ARM.comhost_tick_rate 53060871 # Simulator tick rate (ticks/s) 1010036SAli.Saidi@ARM.comhost_mem_usage 257660 # Number of bytes of host memory used 1110036SAli.Saidi@ARM.comhost_seconds 505.27 # Real time elapsed on the host 129459Ssaidi@eecs.umich.edusim_insts 70907629 # Number of instructions simulated 139459Ssaidi@eecs.umich.edusim_ops 100626876 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 169988Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.inst 299136 # Number of bytes read from this memory 179988Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.data 7943232 # Number of bytes read from this memory 189988Snilay@cs.wisc.edusystem.physmem.bytes_read::total 8242368 # Number of bytes read from this memory 199988Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::cpu.inst 299136 # Number of instructions bytes read from this memory 209988Snilay@cs.wisc.edusystem.physmem.bytes_inst_read::total 299136 # Number of instructions bytes read from this memory 219988Snilay@cs.wisc.edusystem.physmem.bytes_written::writebacks 5372608 # Number of bytes written to this memory 229988Snilay@cs.wisc.edusystem.physmem.bytes_written::total 5372608 # Number of bytes written to this memory 239988Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.inst 4674 # Number of read requests responded to by this memory 249988Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.data 124113 # Number of read requests responded to by this memory 259988Snilay@cs.wisc.edusystem.physmem.num_reads::total 128787 # Number of read requests responded to by this memory 269988Snilay@cs.wisc.edusystem.physmem.num_writes::writebacks 83947 # Number of write requests responded to by this memory 279988Snilay@cs.wisc.edusystem.physmem.num_writes::total 83947 # Number of write requests responded to by this memory 289988Snilay@cs.wisc.edusystem.physmem.bw_read::cpu.inst 11157607 # Total read bandwidth from this memory (bytes/s) 299988Snilay@cs.wisc.edusystem.physmem.bw_read::cpu.data 296278138 # Total read bandwidth from this memory (bytes/s) 309988Snilay@cs.wisc.edusystem.physmem.bw_read::total 307435745 # Total read bandwidth from this memory (bytes/s) 319988Snilay@cs.wisc.edusystem.physmem.bw_inst_read::cpu.inst 11157607 # Instruction read bandwidth from this memory (bytes/s) 329988Snilay@cs.wisc.edusystem.physmem.bw_inst_read::total 11157607 # Instruction read bandwidth from this memory (bytes/s) 339988Snilay@cs.wisc.edusystem.physmem.bw_write::writebacks 200395292 # Write bandwidth from this memory (bytes/s) 349988Snilay@cs.wisc.edusystem.physmem.bw_write::total 200395292 # Write bandwidth from this memory (bytes/s) 359988Snilay@cs.wisc.edusystem.physmem.bw_total::writebacks 200395292 # Total bandwidth to/from this memory (bytes/s) 369988Snilay@cs.wisc.edusystem.physmem.bw_total::cpu.inst 11157607 # Total bandwidth to/from this memory (bytes/s) 379988Snilay@cs.wisc.edusystem.physmem.bw_total::cpu.data 296278138 # Total bandwidth to/from this memory (bytes/s) 389988Snilay@cs.wisc.edusystem.physmem.bw_total::total 507831037 # Total bandwidth to/from this memory (bytes/s) 399988Snilay@cs.wisc.edusystem.physmem.readReqs 128788 # Number of read requests accepted 409988Snilay@cs.wisc.edusystem.physmem.writeReqs 83947 # Number of write requests accepted 419988Snilay@cs.wisc.edusystem.physmem.readBursts 128788 # Number of DRAM read bursts, including those serviced by the write queue 429988Snilay@cs.wisc.edusystem.physmem.writeBursts 83947 # Number of DRAM write bursts, including those merged in the write queue 439988Snilay@cs.wisc.edusystem.physmem.bytesReadDRAM 8242304 # Total number of bytes read from DRAM 449978Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 128 # Total number of bytes read from write queue 459988Snilay@cs.wisc.edusystem.physmem.bytesWritten 5371392 # Total number of bytes written to DRAM 469988Snilay@cs.wisc.edusystem.physmem.bytesReadSys 8242432 # Total read bytes from the system interface side 479988Snilay@cs.wisc.edusystem.physmem.bytesWrittenSys 5372608 # Total written bytes from the system interface side 489978Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 2 # Number of DRAM read bursts serviced by the write queue 499978Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 509988Snilay@cs.wisc.edusystem.physmem.neitherReadNorWriteReqs 308 # Number of requests that are neither read nor write 519988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::0 8141 # Per bank write bursts 529988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::1 8391 # Per bank write bursts 539988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::2 8249 # Per bank write bursts 549988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::3 8162 # Per bank write bursts 559988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::4 8307 # Per bank write bursts 569988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::5 8450 # Per bank write bursts 579988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::6 8088 # Per bank write bursts 589988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::7 7966 # Per bank write bursts 599988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::8 8060 # Per bank write bursts 609988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::9 7616 # Per bank write bursts 619988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::10 7784 # Per bank write bursts 629988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::11 7815 # Per bank write bursts 639988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::12 7881 # Per bank write bursts 649988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::13 7887 # Per bank write bursts 659988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::14 7977 # Per bank write bursts 669988Snilay@cs.wisc.edusystem.physmem.perBankRdBursts::15 8012 # Per bank write bursts 679988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::0 5178 # Per bank write bursts 689988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::1 5375 # Per bank write bursts 699988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::2 5292 # Per bank write bursts 709978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 5157 # Per bank write bursts 719988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::4 5267 # Per bank write bursts 729978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 5517 # Per bank write bursts 739988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::6 5206 # Per bank write bursts 749988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::7 5050 # Per bank write bursts 759988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::8 5028 # Per bank write bursts 769978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 5090 # Per bank write bursts 779988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::10 5248 # Per bank write bursts 789988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::11 5142 # Per bank write bursts 799978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 5342 # Per bank write bursts 809978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 5363 # Per bank write bursts 819978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 5451 # Per bank write bursts 829988Snilay@cs.wisc.edusystem.physmem.perBankWrBursts::15 5222 # Per bank write bursts 839978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 849978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 859988Snilay@cs.wisc.edusystem.physmem.totGap 26810034000 # Total gap between requests 869978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 879978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 889978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 899978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 909978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 929988Snilay@cs.wisc.edusystem.physmem.readPktSize::6 128788 # Read request sizes (log2) 939978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 949978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 959978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 969978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 979978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 989978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 999988Snilay@cs.wisc.edusystem.physmem.writePktSize::6 83947 # Write request sizes (log2) 1009988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::0 72914 # What read queue length does an incoming req see 1019988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::1 54521 # What read queue length does an incoming req see 1029988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::2 1288 # What read queue length does an incoming req see 1039988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::3 55 # What read queue length does an incoming req see 1049988Snilay@cs.wisc.edusystem.physmem.rdQLenPdf::4 8 # What read queue length does an incoming req see 1059322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 1069322Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1329988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::0 3674 # What write queue length does an incoming req see 1339988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::1 3685 # What write queue length does an incoming req see 1349978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 3685 # What write queue length does an incoming req see 1359988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::3 3687 # What write queue length does an incoming req see 1369988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::4 3681 # What write queue length does an incoming req see 1379988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::5 3685 # What write queue length does an incoming req see 1389988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::6 3686 # What write queue length does an incoming req see 1399988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::7 3681 # What write queue length does an incoming req see 1409978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 3679 # What write queue length does an incoming req see 1419988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::9 3685 # What write queue length does an incoming req see 1429988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::10 3686 # What write queue length does an incoming req see 1439988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::11 3685 # What write queue length does an incoming req see 1449988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::12 3687 # What write queue length does an incoming req see 1459988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::13 3687 # What write queue length does an incoming req see 1469988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::14 3698 # What write queue length does an incoming req see 1479988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::15 3781 # What write queue length does an incoming req see 1489988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::16 3728 # What write queue length does an incoming req see 1499988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::17 3947 # What write queue length does an incoming req see 1509988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::18 3848 # What write queue length does an incoming req see 1519988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::19 3967 # What write queue length does an incoming req see 1529988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::20 4307 # What write queue length does an incoming req see 1539988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::21 5034 # What write queue length does an incoming req see 1549988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::22 57 # What write queue length does an incoming req see 1559988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::23 7 # What write queue length does an incoming req see 1569988Snilay@cs.wisc.edusystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1579978Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1589797Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1599797Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1609312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1619312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1629312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1639312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 1649988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::samples 37958 # Bytes accessed per row activation 1659988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::mean 358.604352 # Bytes accessed per row activation 1669988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::gmean 173.758574 # Bytes accessed per row activation 1679988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::stdev 692.410978 # Bytes accessed per row activation 1689988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::64-65 15190 40.02% 40.02% # Bytes accessed per row activation 1699988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::128-129 5700 15.02% 55.03% # Bytes accessed per row activation 1709988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::192-193 3416 9.00% 64.03% # Bytes accessed per row activation 1719988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::256-257 2313 6.09% 70.13% # Bytes accessed per row activation 1729988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::320-321 1704 4.49% 74.62% # Bytes accessed per row activation 1739988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::384-385 1539 4.05% 78.67% # Bytes accessed per row activation 1749988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::448-449 1108 2.92% 81.59% # Bytes accessed per row activation 1759988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::512-513 903 2.38% 83.97% # Bytes accessed per row activation 1769988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::576-577 681 1.79% 85.76% # Bytes accessed per row activation 1779988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::640-641 548 1.44% 87.21% # Bytes accessed per row activation 1789988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::704-705 355 0.94% 88.14% # Bytes accessed per row activation 1799988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::768-769 578 1.52% 89.66% # Bytes accessed per row activation 1809988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::832-833 299 0.79% 90.45% # Bytes accessed per row activation 1819988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::896-897 386 1.02% 91.47% # Bytes accessed per row activation 1829988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::960-961 183 0.48% 91.95% # Bytes accessed per row activation 1839988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1024-1025 223 0.59% 92.54% # Bytes accessed per row activation 1849988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1088-1089 117 0.31% 92.85% # Bytes accessed per row activation 1859988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1152-1153 252 0.66% 93.51% # Bytes accessed per row activation 1869988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1216-1217 118 0.31% 93.82% # Bytes accessed per row activation 1879988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1280-1281 257 0.68% 94.50% # Bytes accessed per row activation 1889988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1344-1345 108 0.28% 94.78% # Bytes accessed per row activation 1899988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1408-1409 421 1.11% 95.89% # Bytes accessed per row activation 1909988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1472-1473 88 0.23% 96.12% # Bytes accessed per row activation 1919988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1536-1537 246 0.65% 96.77% # Bytes accessed per row activation 1929988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1600-1601 43 0.11% 96.89% # Bytes accessed per row activation 1939988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1664-1665 122 0.32% 97.21% # Bytes accessed per row activation 1949988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1728-1729 43 0.11% 97.32% # Bytes accessed per row activation 1959988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1792-1793 88 0.23% 97.55% # Bytes accessed per row activation 1969988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1856-1857 29 0.08% 97.63% # Bytes accessed per row activation 1979988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1920-1921 65 0.17% 97.80% # Bytes accessed per row activation 1989988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::1984-1985 27 0.07% 97.87% # Bytes accessed per row activation 1999988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2048-2049 45 0.12% 97.99% # Bytes accessed per row activation 2009988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2112-2113 16 0.04% 98.03% # Bytes accessed per row activation 2019978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2176-2177 34 0.09% 98.12% # Bytes accessed per row activation 2029988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2240-2241 15 0.04% 98.16% # Bytes accessed per row activation 2039988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2304-2305 29 0.08% 98.24% # Bytes accessed per row activation 2049988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2368-2369 15 0.04% 98.28% # Bytes accessed per row activation 2059988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2432-2433 24 0.06% 98.34% # Bytes accessed per row activation 2069988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2496-2497 13 0.03% 98.37% # Bytes accessed per row activation 2079988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2560-2561 34 0.09% 98.46% # Bytes accessed per row activation 2089988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2624-2625 13 0.03% 98.50% # Bytes accessed per row activation 2099988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2688-2689 17 0.04% 98.54% # Bytes accessed per row activation 2109988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2752-2753 7 0.02% 98.56% # Bytes accessed per row activation 2119988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2816-2817 19 0.05% 98.61% # Bytes accessed per row activation 2129988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2880-2881 9 0.02% 98.64% # Bytes accessed per row activation 2139988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::2944-2945 17 0.04% 98.68% # Bytes accessed per row activation 2149988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3008-3009 10 0.03% 98.71% # Bytes accessed per row activation 2159988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3072-3073 27 0.07% 98.78% # Bytes accessed per row activation 2169988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3136-3137 7 0.02% 98.80% # Bytes accessed per row activation 2179988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3200-3201 14 0.04% 98.83% # Bytes accessed per row activation 2189988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3264-3265 10 0.03% 98.86% # Bytes accessed per row activation 2199988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3328-3329 15 0.04% 98.90% # Bytes accessed per row activation 2209988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3392-3393 6 0.02% 98.91% # Bytes accessed per row activation 2219978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::3456-3457 7 0.02% 98.93% # Bytes accessed per row activation 2229988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3520-3521 11 0.03% 98.96% # Bytes accessed per row activation 2239988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3584-3585 10 0.03% 98.99% # Bytes accessed per row activation 2249988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3648-3649 7 0.02% 99.01% # Bytes accessed per row activation 2259988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3712-3713 10 0.03% 99.03% # Bytes accessed per row activation 2269988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3776-3777 5 0.01% 99.05% # Bytes accessed per row activation 2279988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3840-3841 13 0.03% 99.08% # Bytes accessed per row activation 2289988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3904-3905 7 0.02% 99.10% # Bytes accessed per row activation 2299988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::3968-3969 10 0.03% 99.13% # Bytes accessed per row activation 2309988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4032-4033 8 0.02% 99.15% # Bytes accessed per row activation 2319988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4096-4097 13 0.03% 99.18% # Bytes accessed per row activation 2329988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4160-4161 3 0.01% 99.19% # Bytes accessed per row activation 2339988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4224-4225 8 0.02% 99.21% # Bytes accessed per row activation 2349988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4288-4289 9 0.02% 99.23% # Bytes accessed per row activation 2359988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4352-4353 7 0.02% 99.25% # Bytes accessed per row activation 2369988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4416-4417 7 0.02% 99.27% # Bytes accessed per row activation 2379988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4480-4481 8 0.02% 99.29% # Bytes accessed per row activation 2389988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4544-4545 6 0.02% 99.31% # Bytes accessed per row activation 2399988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4608-4609 8 0.02% 99.33% # Bytes accessed per row activation 2409988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4672-4673 5 0.01% 99.34% # Bytes accessed per row activation 2419988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4736-4737 9 0.02% 99.37% # Bytes accessed per row activation 2429988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4800-4801 4 0.01% 99.38% # Bytes accessed per row activation 2439988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4864-4865 9 0.02% 99.40% # Bytes accessed per row activation 2449988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4928-4929 7 0.02% 99.42% # Bytes accessed per row activation 2459988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::4992-4993 4 0.01% 99.43% # Bytes accessed per row activation 2469988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5056-5057 3 0.01% 99.44% # Bytes accessed per row activation 2479988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5120-5121 9 0.02% 99.46% # Bytes accessed per row activation 2489988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5184-5185 6 0.02% 99.48% # Bytes accessed per row activation 2499988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5248-5249 8 0.02% 99.50% # Bytes accessed per row activation 2509988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5312-5313 6 0.02% 99.51% # Bytes accessed per row activation 2519988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5376-5377 9 0.02% 99.54% # Bytes accessed per row activation 2529988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5440-5441 5 0.01% 99.55% # Bytes accessed per row activation 2539988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5504-5505 5 0.01% 99.56% # Bytes accessed per row activation 2549988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5568-5569 7 0.02% 99.58% # Bytes accessed per row activation 2559988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5632-5633 7 0.02% 99.60% # Bytes accessed per row activation 2569988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5696-5697 4 0.01% 99.61% # Bytes accessed per row activation 2579988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5760-5761 3 0.01% 99.62% # Bytes accessed per row activation 2589988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5824-5825 7 0.02% 99.64% # Bytes accessed per row activation 2599988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5888-5889 1 0.00% 99.64% # Bytes accessed per row activation 2609988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::5952-5953 4 0.01% 99.65% # Bytes accessed per row activation 2619988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6016-6017 4 0.01% 99.66% # Bytes accessed per row activation 2629988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6080-6081 2 0.01% 99.67% # Bytes accessed per row activation 2639988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6144-6145 5 0.01% 99.68% # Bytes accessed per row activation 2649988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6208-6209 3 0.01% 99.69% # Bytes accessed per row activation 2659988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6272-6273 4 0.01% 99.70% # Bytes accessed per row activation 2669988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6336-6337 7 0.02% 99.72% # Bytes accessed per row activation 2679988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6400-6401 4 0.01% 99.73% # Bytes accessed per row activation 2689988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6464-6465 4 0.01% 99.74% # Bytes accessed per row activation 2699988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6528-6529 2 0.01% 99.74% # Bytes accessed per row activation 2709988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6592-6593 2 0.01% 99.75% # Bytes accessed per row activation 2719978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6656-6657 1 0.00% 99.75% # Bytes accessed per row activation 2729988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6720-6721 6 0.02% 99.77% # Bytes accessed per row activation 2739988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6784-6785 4 0.01% 99.78% # Bytes accessed per row activation 2749978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6848-6849 1 0.00% 99.78% # Bytes accessed per row activation 2759978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::6912-6913 5 0.01% 99.79% # Bytes accessed per row activation 2769988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::6976-6977 5 0.01% 99.81% # Bytes accessed per row activation 2779988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7040-7041 4 0.01% 99.82% # Bytes accessed per row activation 2789988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7104-7105 2 0.01% 99.82% # Bytes accessed per row activation 2799988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7168-7169 3 0.01% 99.83% # Bytes accessed per row activation 2809988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7232-7233 2 0.01% 99.83% # Bytes accessed per row activation 2819988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7296-7297 5 0.01% 99.85% # Bytes accessed per row activation 2829988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7360-7361 1 0.00% 99.85% # Bytes accessed per row activation 2839988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7424-7425 2 0.01% 99.86% # Bytes accessed per row activation 2849988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7552-7553 1 0.00% 99.86% # Bytes accessed per row activation 2859988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7616-7617 2 0.01% 99.86% # Bytes accessed per row activation 2869988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7680-7681 1 0.00% 99.87% # Bytes accessed per row activation 2879988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7744-7745 2 0.01% 99.87% # Bytes accessed per row activation 2889988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7808-7809 3 0.01% 99.88% # Bytes accessed per row activation 2899988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7872-7873 1 0.00% 99.88% # Bytes accessed per row activation 2909988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::7936-7937 2 0.01% 99.89% # Bytes accessed per row activation 2919978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::8064-8065 3 0.01% 99.89% # Bytes accessed per row activation 2929988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8128-8129 5 0.01% 99.91% # Bytes accessed per row activation 2939988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::8192-8193 35 0.09% 100.00% # Bytes accessed per row activation 2949988Snilay@cs.wisc.edusystem.physmem.bytesPerActivate::total 37958 # Bytes accessed per row activation 2959988Snilay@cs.wisc.edusystem.physmem.totQLat 3020745250 # Total ticks spent queuing 2969988Snilay@cs.wisc.edusystem.physmem.totMemAccLat 4967419000 # Total ticks spent from burst creation until serviced by the DRAM 2979988Snilay@cs.wisc.edusystem.physmem.totBusLat 643930000 # Total ticks spent in databus transfers 2989988Snilay@cs.wisc.edusystem.physmem.totBankLat 1302743750 # Total ticks spent accessing banks 2999988Snilay@cs.wisc.edusystem.physmem.avgQLat 23455.54 # Average queueing delay per DRAM burst 3009988Snilay@cs.wisc.edusystem.physmem.avgBankLat 10115.57 # Average bank access latency per DRAM burst 3019978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 3029988Snilay@cs.wisc.edusystem.physmem.avgMemAccLat 38571.11 # Average memory access latency per DRAM burst 3039988Snilay@cs.wisc.edusystem.physmem.avgRdBW 307.43 # Average DRAM read bandwidth in MiByte/s 3049988Snilay@cs.wisc.edusystem.physmem.avgWrBW 200.35 # Average achieved write bandwidth in MiByte/s 3059988Snilay@cs.wisc.edusystem.physmem.avgRdBWSys 307.44 # Average system read bandwidth in MiByte/s 3069988Snilay@cs.wisc.edusystem.physmem.avgWrBWSys 200.40 # Average system write bandwidth in MiByte/s 3079978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 3089797Sandreas.hansson@arm.comsystem.physmem.busUtil 3.97 # Data bus utilization in percentage 3099978Sandreas.hansson@arm.comsystem.physmem.busUtilRead 2.40 # Data bus utilization in percentage for reads 3109988Snilay@cs.wisc.edusystem.physmem.busUtilWrite 1.57 # Data bus utilization in percentage for writes 3119978Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.19 # Average read queue length when enqueuing 3129988Snilay@cs.wisc.edusystem.physmem.avgWrQLen 9.73 # Average write queue length when enqueuing 3139988Snilay@cs.wisc.edusystem.physmem.readRowHits 117878 # Number of row buffer hits during reads 3149988Snilay@cs.wisc.edusystem.physmem.writeRowHits 56878 # Number of row buffer hits during writes 3159978Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 91.53 # Row buffer hit rate for reads 3169988Snilay@cs.wisc.edusystem.physmem.writeRowHitRate 67.75 # Row buffer hit rate for writes 3179988Snilay@cs.wisc.edusystem.physmem.avgGap 126025.50 # Average gap between requests 3189988Snilay@cs.wisc.edusystem.physmem.pageHitRate 82.15 # Row buffer hit rate, read and write combined 3199988Snilay@cs.wisc.edusystem.physmem.prechargeAllPercent 11.63 # Percentage of time for which DRAM has all the banks in precharge state 3209988Snilay@cs.wisc.edusystem.membus.throughput 507831037 # Throughput (bytes/s) 3219988Snilay@cs.wisc.edusystem.membus.trans_dist::ReadReq 26531 # Transaction distribution 3229988Snilay@cs.wisc.edusystem.membus.trans_dist::ReadResp 26530 # Transaction distribution 3239988Snilay@cs.wisc.edusystem.membus.trans_dist::Writeback 83947 # Transaction distribution 3249988Snilay@cs.wisc.edusystem.membus.trans_dist::UpgradeReq 308 # Transaction distribution 3259988Snilay@cs.wisc.edusystem.membus.trans_dist::UpgradeResp 308 # Transaction distribution 3269988Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExReq 102257 # Transaction distribution 3279988Snilay@cs.wisc.edusystem.membus.trans_dist::ReadExResp 102257 # Transaction distribution 3289988Snilay@cs.wisc.edusystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 342138 # Packet count per connected master and slave (bytes) 3299988Snilay@cs.wisc.edusystem.membus.pkt_count::total 342138 # Packet count per connected master and slave (bytes) 3309988Snilay@cs.wisc.edusystem.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13614976 # Cumulative packet size per connected master and slave (bytes) 3319988Snilay@cs.wisc.edusystem.membus.tot_pkt_size::total 13614976 # Cumulative packet size per connected master and slave (bytes) 3329988Snilay@cs.wisc.edusystem.membus.data_through_bus 13614976 # Total data (bytes) 3339729Sandreas.hansson@arm.comsystem.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 3349988Snilay@cs.wisc.edusystem.membus.reqLayer0.occupancy 934752500 # Layer occupancy (ticks) 3359729Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 3.5 # Layer utilization (%) 3369988Snilay@cs.wisc.edusystem.membus.respLayer1.occupancy 1203686693 # Layer occupancy (ticks) 3379729Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 4.5 # Layer utilization (%) 33810036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 3399988Snilay@cs.wisc.edusystem.cpu.branchPred.lookups 16646392 # Number of BP lookups 3409988Snilay@cs.wisc.edusystem.cpu.branchPred.condPredicted 12773976 # Number of conditional branches predicted 3419988Snilay@cs.wisc.edusystem.cpu.branchPred.condIncorrect 607235 # Number of conditional branches incorrect 3429988Snilay@cs.wisc.edusystem.cpu.branchPred.BTBLookups 10818826 # Number of BTB lookups 3439988Snilay@cs.wisc.edusystem.cpu.branchPred.BTBHits 7781096 # Number of BTB hits 3449481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 3459988Snilay@cs.wisc.edusystem.cpu.branchPred.BTBHitPct 71.921815 # BTB Hit Percentage 3469988Snilay@cs.wisc.edusystem.cpu.branchPred.usedRAS 1825486 # Number of times the RAS was used to get a target. 3479988Snilay@cs.wisc.edusystem.cpu.branchPred.RASInCorrect 113411 # Number of incorrect RAS predictions. 3488317SN/Asystem.cpu.dtb.inst_hits 0 # ITB inst hits 3498317SN/Asystem.cpu.dtb.inst_misses 0 # ITB inst misses 3508317SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 3518317SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 3528317SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 3538317SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 3548317SN/Asystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 3558317SN/Asystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3568317SN/Asystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3578317SN/Asystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3588317SN/Asystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 3598317SN/Asystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 3608317SN/Asystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 3618317SN/Asystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 3628317SN/Asystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3638317SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 3648317SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 3658317SN/Asystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 3668317SN/Asystem.cpu.dtb.hits 0 # DTB hits 3678317SN/Asystem.cpu.dtb.misses 0 # DTB misses 3688317SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 3698317SN/Asystem.cpu.itb.inst_hits 0 # ITB inst hits 3708317SN/Asystem.cpu.itb.inst_misses 0 # ITB inst misses 3718317SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 3728317SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 3738317SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 3748317SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 3758317SN/Asystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 3768317SN/Asystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3778317SN/Asystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3788317SN/Asystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3798317SN/Asystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 3808317SN/Asystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 3818317SN/Asystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 3828317SN/Asystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 3838317SN/Asystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3848317SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 3858317SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 3868317SN/Asystem.cpu.itb.inst_accesses 0 # ITB inst accesses 3878317SN/Asystem.cpu.itb.hits 0 # DTB hits 3888317SN/Asystem.cpu.itb.misses 0 # DTB misses 3898317SN/Asystem.cpu.itb.accesses 0 # DTB accesses 3908317SN/Asystem.cpu.workload.num_syscalls 1946 # Number of system calls 3919988Snilay@cs.wisc.edusystem.cpu.numCycles 53620103 # number of cpu cycles simulated 3928317SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 3938317SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 3949988Snilay@cs.wisc.edusystem.cpu.fetch.icacheStallCycles 12555863 # Number of cycles fetch is stalled on an Icache miss 3959988Snilay@cs.wisc.edusystem.cpu.fetch.Insts 85327612 # Number of instructions fetch has processed 3969988Snilay@cs.wisc.edusystem.cpu.fetch.Branches 16646392 # Number of branches that fetch encountered 3979988Snilay@cs.wisc.edusystem.cpu.fetch.predictedBranches 9606582 # Number of branches that fetch has predicted taken 3989988Snilay@cs.wisc.edusystem.cpu.fetch.Cycles 21220606 # Number of cycles fetch has run and was not squashing or blocked 3999988Snilay@cs.wisc.edusystem.cpu.fetch.SquashCycles 2386309 # Number of cycles fetch has spent squashing 4009988Snilay@cs.wisc.edusystem.cpu.fetch.BlockedCycles 10655499 # Number of cycles fetch has spent blocked 4019988Snilay@cs.wisc.edusystem.cpu.fetch.MiscStallCycles 56 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 4029988Snilay@cs.wisc.edusystem.cpu.fetch.PendingTrapStallCycles 479 # Number of stall cycles due to pending traps 4039988Snilay@cs.wisc.edusystem.cpu.fetch.IcacheWaitRetryStallCycles 60 # Number of stall cycles due to full MSHR 4049988Snilay@cs.wisc.edusystem.cpu.fetch.CacheLines 11697004 # Number of cache lines fetched 4059988Snilay@cs.wisc.edusystem.cpu.fetch.IcacheSquashes 183631 # Number of outstanding Icache misses that were squashed 4069988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::samples 46184612 # Number of instructions fetched each cycle (Total) 4079988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::mean 2.586702 # Number of instructions fetched each cycle (Total) 4089988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::stdev 3.333983 # Number of instructions fetched each cycle (Total) 4098317SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 4109988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::0 24984951 54.10% 54.10% # Number of instructions fetched each cycle (Total) 4119988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::1 2138585 4.63% 58.73% # Number of instructions fetched each cycle (Total) 4129988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::2 1966197 4.26% 62.99% # Number of instructions fetched each cycle (Total) 4139988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::3 2046003 4.43% 67.42% # Number of instructions fetched each cycle (Total) 4149988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::4 1469884 3.18% 70.60% # Number of instructions fetched each cycle (Total) 4159988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::5 1382868 2.99% 73.59% # Number of instructions fetched each cycle (Total) 4169988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::6 958032 2.07% 75.67% # Number of instructions fetched each cycle (Total) 4179988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::7 1189943 2.58% 78.24% # Number of instructions fetched each cycle (Total) 4189988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::8 10048149 21.76% 100.00% # Number of instructions fetched each cycle (Total) 4198317SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 4208317SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 4218317SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 4229988Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::total 46184612 # Number of instructions fetched each cycle (Total) 4239988Snilay@cs.wisc.edusystem.cpu.fetch.branchRate 0.310451 # Number of branch fetches per cycle 4249988Snilay@cs.wisc.edusystem.cpu.fetch.rate 1.591336 # Number of inst fetches per cycle 4259988Snilay@cs.wisc.edusystem.cpu.decode.IdleCycles 14642918 # Number of cycles decode is idle 4269988Snilay@cs.wisc.edusystem.cpu.decode.BlockedCycles 9005955 # Number of cycles decode is blocked 4279988Snilay@cs.wisc.edusystem.cpu.decode.RunCycles 19517473 # Number of cycles decode is running 4289988Snilay@cs.wisc.edusystem.cpu.decode.UnblockCycles 1369283 # Number of cycles decode is unblocking 4299988Snilay@cs.wisc.edusystem.cpu.decode.SquashCycles 1648983 # Number of cycles decode is squashing 4309988Snilay@cs.wisc.edusystem.cpu.decode.BranchResolved 3334820 # Number of times decode resolved a branch 4319988Snilay@cs.wisc.edusystem.cpu.decode.BranchMispred 105179 # Number of times decode detected a branch misprediction 4329988Snilay@cs.wisc.edusystem.cpu.decode.DecodedInsts 116999070 # Number of instructions handled by decode 4339988Snilay@cs.wisc.edusystem.cpu.decode.SquashedInsts 363013 # Number of squashed instructions handled by decode 4349988Snilay@cs.wisc.edusystem.cpu.rename.SquashCycles 1648983 # Number of cycles rename is squashing 4359988Snilay@cs.wisc.edusystem.cpu.rename.IdleCycles 16350179 # Number of cycles rename is idle 4369988Snilay@cs.wisc.edusystem.cpu.rename.BlockCycles 2575616 # Number of cycles rename is blocking 4379988Snilay@cs.wisc.edusystem.cpu.rename.serializeStallCycles 1030832 # count of cycles rename stalled for serializing inst 4389988Snilay@cs.wisc.edusystem.cpu.rename.RunCycles 19130431 # Number of cycles rename is running 4399988Snilay@cs.wisc.edusystem.cpu.rename.UnblockCycles 5448571 # Number of cycles rename is unblocking 4409988Snilay@cs.wisc.edusystem.cpu.rename.RenamedInsts 115098604 # Number of instructions processed by rename 4419978Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 171 # Number of times rename has blocked due to ROB full 4429988Snilay@cs.wisc.edusystem.cpu.rename.IQFullEvents 17023 # Number of times rename has blocked due to IQ full 4439988Snilay@cs.wisc.edusystem.cpu.rename.LSQFullEvents 4589680 # Number of times rename has blocked due to LSQ full 4449988Snilay@cs.wisc.edusystem.cpu.rename.FullRegisterEvents 256 # Number of times there has been no free registers 4459988Snilay@cs.wisc.edusystem.cpu.rename.RenamedOperands 115425064 # Number of destination operands rename has renamed 4469988Snilay@cs.wisc.edusystem.cpu.rename.RenameLookups 530260724 # Number of register rename lookups that rename has made 4479988Snilay@cs.wisc.edusystem.cpu.rename.int_rename_lookups 476967295 # Number of integer rename lookups 4489988Snilay@cs.wisc.edusystem.cpu.rename.fp_rename_lookups 2691 # Number of floating rename lookups 4499459Ssaidi@eecs.umich.edusystem.cpu.rename.CommittedMaps 99132672 # Number of HB maps that are committed 4509988Snilay@cs.wisc.edusystem.cpu.rename.UndoneMaps 16292392 # Number of HB maps that are undone due to squashing 4519988Snilay@cs.wisc.edusystem.cpu.rename.serializingInsts 20388 # count of serializing insts renamed 4529988Snilay@cs.wisc.edusystem.cpu.rename.tempSerializingInsts 20384 # count of temporary serializing insts renamed 4539988Snilay@cs.wisc.edusystem.cpu.rename.skidInsts 12970121 # count of insts added to the skid buffer 4549988Snilay@cs.wisc.edusystem.cpu.memDep0.insertedLoads 29626660 # Number of loads inserted to the mem dependence unit. 4559988Snilay@cs.wisc.edusystem.cpu.memDep0.insertedStores 22464166 # Number of stores inserted to the mem dependence unit. 4569988Snilay@cs.wisc.edusystem.cpu.memDep0.conflictingLoads 3855353 # Number of conflicting loads. 4579988Snilay@cs.wisc.edusystem.cpu.memDep0.conflictingStores 4357218 # Number of conflicting stores. 4589988Snilay@cs.wisc.edusystem.cpu.iq.iqInstsAdded 111639066 # Number of instructions added to the IQ (excludes non-spec) 4599988Snilay@cs.wisc.edusystem.cpu.iq.iqNonSpecInstsAdded 36000 # Number of non-speculative instructions added to the IQ 4609988Snilay@cs.wisc.edusystem.cpu.iq.iqInstsIssued 107318490 # Number of instructions issued 4619988Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedInstsIssued 273494 # Number of squashed instructions issued 4629988Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedInstsExamined 10897204 # Number of squashed instructions iterated over during squash; mainly for profiling 4639988Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedOperandsExamined 26020912 # Number of squashed operands that are examined and possibly removed from graph 4649988Snilay@cs.wisc.edusystem.cpu.iq.iqSquashedNonSpecRemoved 2214 # Number of squashed non-spec instructions that were removed 4659988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::samples 46184612 # Number of insts issued each cycle 4669988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::mean 2.323685 # Number of insts issued each cycle 4679988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::stdev 1.992080 # Number of insts issued each cycle 4688317SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 4699988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::0 10954733 23.72% 23.72% # Number of insts issued each cycle 4709988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::1 8081116 17.50% 41.22% # Number of insts issued each cycle 4719988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::2 7387326 16.00% 57.21% # Number of insts issued each cycle 4729988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::3 7126917 15.43% 72.64% # Number of insts issued each cycle 4739988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::4 5408207 11.71% 84.35% # Number of insts issued each cycle 4749988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::5 3931545 8.51% 92.87% # Number of insts issued each cycle 4759988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::6 1847862 4.00% 96.87% # Number of insts issued each cycle 4769988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::7 871002 1.89% 98.75% # Number of insts issued each cycle 4779988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::8 575904 1.25% 100.00% # Number of insts issued each cycle 4788317SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 4798317SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 4808317SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 4819988Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::total 46184612 # Number of insts issued each cycle 4828317SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 4839988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntAlu 112087 4.51% 4.51% # attempts to use FU when none available 4849988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntMult 0 0.00% 4.51% # attempts to use FU when none available 4859988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::IntDiv 0 0.00% 4.51% # attempts to use FU when none available 4869988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatAdd 3 0.00% 4.51% # attempts to use FU when none available 4879988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatCmp 0 0.00% 4.51% # attempts to use FU when none available 4889988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatCvt 0 0.00% 4.51% # attempts to use FU when none available 4899988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatMult 0 0.00% 4.51% # attempts to use FU when none available 4909988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatDiv 0 0.00% 4.51% # attempts to use FU when none available 4919988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.51% # attempts to use FU when none available 4929988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAdd 0 0.00% 4.51% # attempts to use FU when none available 4939988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.51% # attempts to use FU when none available 4949988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdAlu 0 0.00% 4.51% # attempts to use FU when none available 4959988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdCmp 0 0.00% 4.51% # attempts to use FU when none available 4969988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdCvt 0 0.00% 4.51% # attempts to use FU when none available 4979988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMisc 0 0.00% 4.51% # attempts to use FU when none available 4989988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMult 0 0.00% 4.51% # attempts to use FU when none available 4999988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.51% # attempts to use FU when none available 5009988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdShift 0 0.00% 4.51% # attempts to use FU when none available 5019988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.51% # attempts to use FU when none available 5029988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.51% # attempts to use FU when none available 5039988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.51% # attempts to use FU when none available 5049988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.51% # attempts to use FU when none available 5059988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.51% # attempts to use FU when none available 5069988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.51% # attempts to use FU when none available 5079988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.51% # attempts to use FU when none available 5089988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.51% # attempts to use FU when none available 5099988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.51% # attempts to use FU when none available 5109988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.51% # attempts to use FU when none available 5119988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.51% # attempts to use FU when none available 5129988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::MemRead 1355242 54.58% 59.09% # attempts to use FU when none available 5139988Snilay@cs.wisc.edusystem.cpu.iq.fu_full::MemWrite 1015813 40.91% 100.00% # attempts to use FU when none available 5148317SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 5158317SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 5168317SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 5179988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntAlu 56685703 52.82% 52.82% # Type of FU issued 5189988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntMult 91410 0.09% 52.91% # Type of FU issued 5199988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.91% # Type of FU issued 5209988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatAdd 203 0.00% 52.91% # Type of FU issued 5219988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.91% # Type of FU issued 5229988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.91% # Type of FU issued 5239988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.91% # Type of FU issued 5249988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.91% # Type of FU issued 5259988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.91% # Type of FU issued 5269988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.91% # Type of FU issued 5279988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.91% # Type of FU issued 5289988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.91% # Type of FU issued 5299988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 52.91% # Type of FU issued 5309988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 52.91% # Type of FU issued 5319988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 52.91% # Type of FU issued 5329988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 52.91% # Type of FU issued 5339988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 52.91% # Type of FU issued 5349988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 52.91% # Type of FU issued 5359988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 52.91% # Type of FU issued 5369988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 52.91% # Type of FU issued 5379988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 52.91% # Type of FU issued 5389988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.91% # Type of FU issued 5399988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 52.91% # Type of FU issued 5409988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.91% # Type of FU issued 5419988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.91% # Type of FU issued 5429988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatMisc 7 0.00% 52.91% # Type of FU issued 5439988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.91% # Type of FU issued 5449988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.91% # Type of FU issued 5459988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.91% # Type of FU issued 5469988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::MemRead 28899327 26.93% 79.83% # Type of FU issued 5479988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::MemWrite 21641840 20.17% 100.00% # Type of FU issued 5488317SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 5498317SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 5509988Snilay@cs.wisc.edusystem.cpu.iq.FU_type_0::total 107318490 # Type of FU issued 5519988Snilay@cs.wisc.edusystem.cpu.iq.rate 2.001460 # Inst issue rate 5529988Snilay@cs.wisc.edusystem.cpu.iq.fu_busy_cnt 2483145 # FU busy when requested 5539988Snilay@cs.wisc.edusystem.cpu.iq.fu_busy_rate 0.023138 # FU busy rate (busy events/executed inst) 5549988Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_reads 263577666 # Number of integer instruction queue reads 5559988Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_writes 122600736 # Number of integer instruction queue writes 5569988Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_wakeup_accesses 105627540 # Number of integer instruction queue wakeup accesses 5579988Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_reads 565 # Number of floating instruction queue reads 5589988Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_writes 906 # Number of floating instruction queue writes 5599988Snilay@cs.wisc.edusystem.cpu.iq.fp_inst_queue_wakeup_accesses 170 # Number of floating instruction queue wakeup accesses 5609988Snilay@cs.wisc.edusystem.cpu.iq.int_alu_accesses 109801353 # Number of integer alu accesses 5619988Snilay@cs.wisc.edusystem.cpu.iq.fp_alu_accesses 282 # Number of floating point alu accesses 5629988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.forwLoads 2178214 # Number of loads that had data forwarded from stores 5638317SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 5649988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.squashedLoads 2319552 # Number of loads squashed 5659988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.ignoredResponses 6675 # Number of memory responses ignored because the instruction is squashed 5669988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.memOrderViolation 30486 # Number of memory ordering violations 5679988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.squashedStores 1908428 # Number of stores squashed 5688317SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 5698317SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 5709978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 32 # Number of loads that were rescheduled 5719988Snilay@cs.wisc.edusystem.cpu.iew.lsq.thread0.cacheBlocked 694 # Number of times an access to memory failed due to the cache being blocked 5728317SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 5739988Snilay@cs.wisc.edusystem.cpu.iew.iewSquashCycles 1648983 # Number of cycles IEW is squashing 5749988Snilay@cs.wisc.edusystem.cpu.iew.iewBlockCycles 1092293 # Number of cycles IEW is blocking 5759988Snilay@cs.wisc.edusystem.cpu.iew.iewUnblockCycles 45577 # Number of cycles IEW is unblocking 5769988Snilay@cs.wisc.edusystem.cpu.iew.iewDispatchedInsts 111684840 # Number of instructions dispatched to IQ 5779988Snilay@cs.wisc.edusystem.cpu.iew.iewDispSquashedInsts 295051 # Number of squashed instructions skipped by dispatch 5789988Snilay@cs.wisc.edusystem.cpu.iew.iewDispLoadInsts 29626660 # Number of dispatched load instructions 5799988Snilay@cs.wisc.edusystem.cpu.iew.iewDispStoreInsts 22464166 # Number of dispatched store instructions 5809988Snilay@cs.wisc.edusystem.cpu.iew.iewDispNonSpecInsts 20080 # Number of dispatched non-speculative instructions 5819988Snilay@cs.wisc.edusystem.cpu.iew.iewIQFullEvents 6356 # Number of times the IQ has become full, causing a stall 5829988Snilay@cs.wisc.edusystem.cpu.iew.iewLSQFullEvents 5380 # Number of times the LSQ has become full, causing a stall 5839988Snilay@cs.wisc.edusystem.cpu.iew.memOrderViolationEvents 30486 # Number of memory order violations 5849988Snilay@cs.wisc.edusystem.cpu.iew.predictedTakenIncorrect 395595 # Number of branches that were predicted taken incorrectly 5859988Snilay@cs.wisc.edusystem.cpu.iew.predictedNotTakenIncorrect 182079 # Number of branches that were predicted not taken incorrectly 5869988Snilay@cs.wisc.edusystem.cpu.iew.branchMispredicts 577674 # Number of branch mispredicts detected at execute 5879988Snilay@cs.wisc.edusystem.cpu.iew.iewExecutedInsts 106281813 # Number of executed instructions 5889988Snilay@cs.wisc.edusystem.cpu.iew.iewExecLoadInsts 28597262 # Number of load instructions executed 5899988Snilay@cs.wisc.edusystem.cpu.iew.iewExecSquashedInsts 1036677 # Number of squashed instructions skipped in execute 5908317SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 5919988Snilay@cs.wisc.edusystem.cpu.iew.exec_nop 9774 # number of nop insts executed 5929988Snilay@cs.wisc.edusystem.cpu.iew.exec_refs 49953963 # number of memory reference insts executed 5939988Snilay@cs.wisc.edusystem.cpu.iew.exec_branches 14606559 # Number of branches executed 5949988Snilay@cs.wisc.edusystem.cpu.iew.exec_stores 21356701 # Number of stores executed 5959988Snilay@cs.wisc.edusystem.cpu.iew.exec_rate 1.982126 # Inst execution rate 5969988Snilay@cs.wisc.edusystem.cpu.iew.wb_sent 105847179 # cumulative count of insts sent to commit 5979988Snilay@cs.wisc.edusystem.cpu.iew.wb_count 105627710 # cumulative count of insts written-back 5989988Snilay@cs.wisc.edusystem.cpu.iew.wb_producers 53336530 # num instructions producing a value 5999988Snilay@cs.wisc.edusystem.cpu.iew.wb_consumers 104015656 # num instructions consuming a value 6008317SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 6019988Snilay@cs.wisc.edusystem.cpu.iew.wb_rate 1.969927 # insts written-back per cycle 6029988Snilay@cs.wisc.edusystem.cpu.iew.wb_fanout 0.512774 # average fanout of values written-back 6038317SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 6049988Snilay@cs.wisc.edusystem.cpu.commit.commitSquashedInsts 11053294 # The number of squashed insts skipped by commit 6059459Ssaidi@eecs.umich.edusystem.cpu.commit.commitNonSpecStalls 33786 # The number of times commit has been forced to stall to communicate backwards 6069988Snilay@cs.wisc.edusystem.cpu.commit.branchMispredicts 504169 # The number of times a branch was mispredicted 6079988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::samples 44535629 # Number of insts commited each cycle 6089988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::mean 2.259594 # Number of insts commited each cycle 6099988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::stdev 2.766011 # Number of insts commited each cycle 6108241SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 6119988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::0 15484235 34.77% 34.77% # Number of insts commited each cycle 6129988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::1 11649742 26.16% 60.93% # Number of insts commited each cycle 6139988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::2 3457573 7.76% 68.69% # Number of insts commited each cycle 6149988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::3 2865921 6.44% 75.13% # Number of insts commited each cycle 6159988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::4 1843682 4.14% 79.26% # Number of insts commited each cycle 6169988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::5 1946516 4.37% 83.64% # Number of insts commited each cycle 6179988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::6 688008 1.54% 85.18% # Number of insts commited each cycle 6189988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::7 565195 1.27% 86.45% # Number of insts commited each cycle 6199988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::8 6034757 13.55% 100.00% # Number of insts commited each cycle 6208241SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 6218241SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 6228241SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 6239988Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::total 44535629 # Number of insts commited each cycle 6249459Ssaidi@eecs.umich.edusystem.cpu.commit.committedInsts 70913181 # Number of instructions committed 6259459Ssaidi@eecs.umich.edusystem.cpu.commit.committedOps 100632428 # Number of ops (including micro ops) committed 6268317SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 6279459Ssaidi@eecs.umich.edusystem.cpu.commit.refs 47862846 # Number of memory references committed 6289459Ssaidi@eecs.umich.edusystem.cpu.commit.loads 27307108 # Number of loads committed 6298317SN/Asystem.cpu.commit.membars 15920 # Number of memory barriers committed 6309575Ssaidi@eecs.umich.edusystem.cpu.commit.branches 13741485 # Number of branches committed 6318241SN/Asystem.cpu.commit.fp_insts 56 # Number of committed floating point instructions. 6329459Ssaidi@eecs.umich.edusystem.cpu.commit.int_insts 91472779 # Number of committed integer instructions. 6338241SN/Asystem.cpu.commit.function_calls 1679850 # Number of function calls committed. 6349988Snilay@cs.wisc.edusystem.cpu.commit.bw_lim_events 6034757 # number cycles where commit BW limit reached 6358317SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 6369988Snilay@cs.wisc.edusystem.cpu.rob.rob_reads 150161295 # The number of ROB reads 6379988Snilay@cs.wisc.edusystem.cpu.rob.rob_writes 225029668 # The number of ROB writes 6389988Snilay@cs.wisc.edusystem.cpu.timesIdled 76463 # Number of times that the entire CPU went into an idle state and unscheduled itself 6399988Snilay@cs.wisc.edusystem.cpu.idleCycles 7435491 # Total number of cycles that the CPU has spent unscheduled due to idling 6409459Ssaidi@eecs.umich.edusystem.cpu.committedInsts 70907629 # Number of Instructions Simulated 6419459Ssaidi@eecs.umich.edusystem.cpu.committedOps 100626876 # Number of Ops (including micro ops) Simulated 6429459Ssaidi@eecs.umich.edusystem.cpu.committedInsts_total 70907629 # Number of Instructions Simulated 6439988Snilay@cs.wisc.edusystem.cpu.cpi 0.756197 # CPI: Cycles Per Instruction 6449988Snilay@cs.wisc.edusystem.cpu.cpi_total 0.756197 # CPI: Total CPI of All Threads 6459988Snilay@cs.wisc.edusystem.cpu.ipc 1.322408 # IPC: Instructions Per Cycle 6469988Snilay@cs.wisc.edusystem.cpu.ipc_total 1.322408 # IPC: Total IPC of All Threads 6479988Snilay@cs.wisc.edusystem.cpu.int_regfile_reads 511842322 # number of integer regfile reads 6489988Snilay@cs.wisc.edusystem.cpu.int_regfile_writes 103400028 # number of integer regfile writes 6499988Snilay@cs.wisc.edusystem.cpu.fp_regfile_reads 836 # number of floating regfile reads 6509988Snilay@cs.wisc.edusystem.cpu.fp_regfile_writes 732 # number of floating regfile writes 6519988Snilay@cs.wisc.edusystem.cpu.misc_regfile_reads 49193821 # number of misc regfile reads 6529459Ssaidi@eecs.umich.edusystem.cpu.misc_regfile_writes 31840 # number of misc regfile writes 6539988Snilay@cs.wisc.edusystem.cpu.toL2Bus.throughput 770392865 # Throughput (bytes/s) 6549988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadReq 86565 # Transaction distribution 6559988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadResp 86563 # Transaction distribution 6569988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::Writeback 129111 # Transaction distribution 6579988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::UpgradeReq 321 # Transaction distribution 6589988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::UpgradeResp 321 # Transaction distribution 6599988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadExReq 107049 # Transaction distribution 6609988Snilay@cs.wisc.edusystem.cpu.toL2Bus.trans_dist::ReadExResp 107049 # Transaction distribution 6619988Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61854 # Packet count per connected master and slave (bytes) 6629988Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 454640 # Packet count per connected master and slave (bytes) 6639988Snilay@cs.wisc.edusystem.cpu.toL2Bus.pkt_count::total 516494 # Packet count per connected master and slave (bytes) 6649988Snilay@cs.wisc.edusystem.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1963776 # Cumulative packet size per connected master and slave (bytes) 6659988Snilay@cs.wisc.edusystem.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18659456 # Cumulative packet size per connected master and slave (bytes) 6669988Snilay@cs.wisc.edusystem.cpu.toL2Bus.tot_pkt_size::total 20623232 # Cumulative packet size per connected master and slave (bytes) 6679988Snilay@cs.wisc.edusystem.cpu.toL2Bus.data_through_bus 20623232 # Total data (bytes) 6689988Snilay@cs.wisc.edusystem.cpu.toL2Bus.snoop_data_through_bus 31040 # Total snoop data (bytes) 6699988Snilay@cs.wisc.edusystem.cpu.toL2Bus.reqLayer0.occupancy 290637496 # Layer occupancy (ticks) 6709729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 6719988Snilay@cs.wisc.edusystem.cpu.toL2Bus.respLayer0.occupancy 47495730 # Layer occupancy (ticks) 6729729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) 6739988Snilay@cs.wisc.edusystem.cpu.toL2Bus.respLayer1.occupancy 260347495 # Layer occupancy (ticks) 6749797Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) 6759988Snilay@cs.wisc.edusystem.cpu.icache.tags.replacements 28815 # number of replacements 6769988Snilay@cs.wisc.edusystem.cpu.icache.tags.tagsinuse 1808.840382 # Cycle average of tags in use 6779988Snilay@cs.wisc.edusystem.cpu.icache.tags.total_refs 11662045 # Total number of references to valid blocks. 6789988Snilay@cs.wisc.edusystem.cpu.icache.tags.sampled_refs 30854 # Sample count of references to valid blocks. 6799988Snilay@cs.wisc.edusystem.cpu.icache.tags.avg_refs 377.975141 # Average number of references to valid blocks. 6809838Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 6819988Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_blocks::cpu.inst 1808.840382 # Average occupied blocks per requestor 6829988Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_percent::cpu.inst 0.883223 # Average percentage of cache occupancy 6839988Snilay@cs.wisc.edusystem.cpu.icache.tags.occ_percent::total 0.883223 # Average percentage of cache occupancy 68410036SAli.Saidi@ARM.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 2039 # Occupied blocks per task id 68510036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 79 # Occupied blocks per task id 68610036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 23 # Occupied blocks per task id 68710036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::3 1260 # Occupied blocks per task id 68810036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 677 # Occupied blocks per task id 68910036SAli.Saidi@ARM.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.995605 # Percentage of cache occupancy per task id 69010036SAli.Saidi@ARM.comsystem.cpu.icache.tags.tag_accesses 23425177 # Number of tag accesses 69110036SAli.Saidi@ARM.comsystem.cpu.icache.tags.data_accesses 23425177 # Number of data accesses 6929988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_hits::cpu.inst 11662047 # number of ReadReq hits 6939988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_hits::total 11662047 # number of ReadReq hits 6949988Snilay@cs.wisc.edusystem.cpu.icache.demand_hits::cpu.inst 11662047 # number of demand (read+write) hits 6959988Snilay@cs.wisc.edusystem.cpu.icache.demand_hits::total 11662047 # number of demand (read+write) hits 6969988Snilay@cs.wisc.edusystem.cpu.icache.overall_hits::cpu.inst 11662047 # number of overall hits 6979988Snilay@cs.wisc.edusystem.cpu.icache.overall_hits::total 11662047 # number of overall hits 6989988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::cpu.inst 34957 # number of ReadReq misses 6999988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_misses::total 34957 # number of ReadReq misses 7009988Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::cpu.inst 34957 # number of demand (read+write) misses 7019988Snilay@cs.wisc.edusystem.cpu.icache.demand_misses::total 34957 # number of demand (read+write) misses 7029988Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::cpu.inst 34957 # number of overall misses 7039988Snilay@cs.wisc.edusystem.cpu.icache.overall_misses::total 34957 # number of overall misses 7049988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_latency::cpu.inst 813284976 # number of ReadReq miss cycles 7059988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_latency::total 813284976 # number of ReadReq miss cycles 7069988Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_latency::cpu.inst 813284976 # number of demand (read+write) miss cycles 7079988Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_latency::total 813284976 # number of demand (read+write) miss cycles 7089988Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_latency::cpu.inst 813284976 # number of overall miss cycles 7099988Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_latency::total 813284976 # number of overall miss cycles 7109988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_accesses::cpu.inst 11697004 # number of ReadReq accesses(hits+misses) 7119988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_accesses::total 11697004 # number of ReadReq accesses(hits+misses) 7129988Snilay@cs.wisc.edusystem.cpu.icache.demand_accesses::cpu.inst 11697004 # number of demand (read+write) accesses 7139988Snilay@cs.wisc.edusystem.cpu.icache.demand_accesses::total 11697004 # number of demand (read+write) accesses 7149988Snilay@cs.wisc.edusystem.cpu.icache.overall_accesses::cpu.inst 11697004 # number of overall (read+write) accesses 7159988Snilay@cs.wisc.edusystem.cpu.icache.overall_accesses::total 11697004 # number of overall (read+write) accesses 7169988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.002989 # miss rate for ReadReq accesses 7179988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_miss_rate::total 0.002989 # miss rate for ReadReq accesses 7189988Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_rate::cpu.inst 0.002989 # miss rate for demand accesses 7199988Snilay@cs.wisc.edusystem.cpu.icache.demand_miss_rate::total 0.002989 # miss rate for demand accesses 7209988Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_rate::cpu.inst 0.002989 # miss rate for overall accesses 7219988Snilay@cs.wisc.edusystem.cpu.icache.overall_miss_rate::total 0.002989 # miss rate for overall accesses 7229988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23265.296679 # average ReadReq miss latency 7239988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_miss_latency::total 23265.296679 # average ReadReq miss latency 7249988Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_miss_latency::cpu.inst 23265.296679 # average overall miss latency 7259988Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_miss_latency::total 23265.296679 # average overall miss latency 7269988Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_miss_latency::cpu.inst 23265.296679 # average overall miss latency 7279988Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_miss_latency::total 23265.296679 # average overall miss latency 7289988Snilay@cs.wisc.edusystem.cpu.icache.blocked_cycles::no_mshrs 2987 # number of cycles access was blocked 7298317SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 7309988Snilay@cs.wisc.edusystem.cpu.icache.blocked::no_mshrs 23 # number of cycles access was blocked 7318317SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 7329988Snilay@cs.wisc.edusystem.cpu.icache.avg_blocked_cycles::no_mshrs 129.869565 # average number of cycles each access was blocked 7338983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7348317SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 7358317SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 7369988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 3787 # number of ReadReq MSHR hits 7379988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_hits::total 3787 # number of ReadReq MSHR hits 7389988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_hits::cpu.inst 3787 # number of demand (read+write) MSHR hits 7399988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_hits::total 3787 # number of demand (read+write) MSHR hits 7409988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_hits::cpu.inst 3787 # number of overall MSHR hits 7419988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_hits::total 3787 # number of overall MSHR hits 7429988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 31170 # number of ReadReq MSHR misses 7439988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_misses::total 31170 # number of ReadReq MSHR misses 7449988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::cpu.inst 31170 # number of demand (read+write) MSHR misses 7459988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_misses::total 31170 # number of demand (read+write) MSHR misses 7469988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::cpu.inst 31170 # number of overall MSHR misses 7479988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_misses::total 31170 # number of overall MSHR misses 7489988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 659799769 # number of ReadReq MSHR miss cycles 7499988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_latency::total 659799769 # number of ReadReq MSHR miss cycles 7509988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 659799769 # number of demand (read+write) MSHR miss cycles 7519988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_latency::total 659799769 # number of demand (read+write) MSHR miss cycles 7529988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 659799769 # number of overall MSHR miss cycles 7539988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_latency::total 659799769 # number of overall MSHR miss cycles 7549988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.002665 # mshr miss rate for ReadReq accesses 7559988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.002665 # mshr miss rate for ReadReq accesses 7569988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.002665 # mshr miss rate for demand accesses 7579988Snilay@cs.wisc.edusystem.cpu.icache.demand_mshr_miss_rate::total 0.002665 # mshr miss rate for demand accesses 7589988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.002665 # mshr miss rate for overall accesses 7599988Snilay@cs.wisc.edusystem.cpu.icache.overall_mshr_miss_rate::total 0.002665 # mshr miss rate for overall accesses 7609988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21167.782130 # average ReadReq mshr miss latency 7619988Snilay@cs.wisc.edusystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21167.782130 # average ReadReq mshr miss latency 7629988Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21167.782130 # average overall mshr miss latency 7639988Snilay@cs.wisc.edusystem.cpu.icache.demand_avg_mshr_miss_latency::total 21167.782130 # average overall mshr miss latency 7649988Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21167.782130 # average overall mshr miss latency 7659988Snilay@cs.wisc.edusystem.cpu.icache.overall_avg_mshr_miss_latency::total 21167.782130 # average overall mshr miss latency 7668317SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 7679988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.replacements 95665 # number of replacements 7689988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.tagsinuse 29888.812560 # Cycle average of tags in use 7699988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.total_refs 88308 # Total number of references to valid blocks. 7709988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.sampled_refs 126769 # Sample count of references to valid blocks. 7719988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.avg_refs 0.696606 # Average number of references to valid blocks. 7729838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 7739988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_blocks::writebacks 26671.340857 # Average occupied blocks per requestor 7749988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_blocks::cpu.inst 1372.959347 # Average occupied blocks per requestor 7759988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_blocks::cpu.data 1844.512356 # Average occupied blocks per requestor 7769988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::writebacks 0.813945 # Average percentage of cache occupancy 7779988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.041899 # Average percentage of cache occupancy 7789988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::cpu.data 0.056290 # Average percentage of cache occupancy 7799988Snilay@cs.wisc.edusystem.cpu.l2cache.tags.occ_percent::total 0.912134 # Average percentage of cache occupancy 78010036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 31104 # Occupied blocks per task id 78110036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 132 # Occupied blocks per task id 78210036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 1849 # Occupied blocks per task id 78310036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 20230 # Occupied blocks per task id 78410036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 8498 # Occupied blocks per task id 78510036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 395 # Occupied blocks per task id 78610036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.949219 # Percentage of cache occupancy per task id 78710036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.tag_accesses 2814320 # Number of tag accesses 78810036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.data_accesses 2814320 # Number of data accesses 7899988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::cpu.inst 25996 # number of ReadReq hits 7909988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::cpu.data 33476 # number of ReadReq hits 7919988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_hits::total 59472 # number of ReadReq hits 7929988Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_hits::writebacks 129111 # number of Writeback hits 7939988Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_hits::total 129111 # number of Writeback hits 7949988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_hits::cpu.data 13 # number of UpgradeReq hits 7959988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_hits::total 13 # number of UpgradeReq hits 7969988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_hits::cpu.data 4792 # number of ReadExReq hits 7979988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_hits::total 4792 # number of ReadExReq hits 7989988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::cpu.inst 25996 # number of demand (read+write) hits 7999988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::cpu.data 38268 # number of demand (read+write) hits 8009988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_hits::total 64264 # number of demand (read+write) hits 8019988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::cpu.inst 25996 # number of overall hits 8029988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::cpu.data 38268 # number of overall hits 8039988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_hits::total 64264 # number of overall hits 8049988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::cpu.inst 4689 # number of ReadReq misses 8059988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::cpu.data 21919 # number of ReadReq misses 8069988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_misses::total 26608 # number of ReadReq misses 8079988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_misses::cpu.data 308 # number of UpgradeReq misses 8089988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_misses::total 308 # number of UpgradeReq misses 8099988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::cpu.data 102257 # number of ReadExReq misses 8109988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::total 102257 # number of ReadExReq misses 8119988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.inst 4689 # number of demand (read+write) misses 8129988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.data 124176 # number of demand (read+write) misses 8139988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::total 128865 # number of demand (read+write) misses 8149988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.inst 4689 # number of overall misses 8159988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.data 124176 # number of overall misses 8169988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::total 128865 # number of overall misses 8179988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 367952250 # number of ReadReq miss cycles 8189988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 1871129000 # number of ReadReq miss cycles 8199988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_latency::total 2239081250 # number of ReadReq miss cycles 8209988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 22999 # number of UpgradeReq miss cycles 8219988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_latency::total 22999 # number of UpgradeReq miss cycles 8229988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8515215250 # number of ReadExReq miss cycles 8239988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_latency::total 8515215250 # number of ReadExReq miss cycles 8249988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::cpu.inst 367952250 # number of demand (read+write) miss cycles 8259988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::cpu.data 10386344250 # number of demand (read+write) miss cycles 8269988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_latency::total 10754296500 # number of demand (read+write) miss cycles 8279988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::cpu.inst 367952250 # number of overall miss cycles 8289988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::cpu.data 10386344250 # number of overall miss cycles 8299988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_latency::total 10754296500 # number of overall miss cycles 8309988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::cpu.inst 30685 # number of ReadReq accesses(hits+misses) 8319988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::cpu.data 55395 # number of ReadReq accesses(hits+misses) 8329988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_accesses::total 86080 # number of ReadReq accesses(hits+misses) 8339988Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_accesses::writebacks 129111 # number of Writeback accesses(hits+misses) 8349988Snilay@cs.wisc.edusystem.cpu.l2cache.Writeback_accesses::total 129111 # number of Writeback accesses(hits+misses) 8359988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 321 # number of UpgradeReq accesses(hits+misses) 8369988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_accesses::total 321 # number of UpgradeReq accesses(hits+misses) 8379988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::cpu.data 107049 # number of ReadExReq accesses(hits+misses) 8389988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::total 107049 # number of ReadExReq accesses(hits+misses) 8399988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.inst 30685 # number of demand (read+write) accesses 8409988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.data 162444 # number of demand (read+write) accesses 8419988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::total 193129 # number of demand (read+write) accesses 8429988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.inst 30685 # number of overall (read+write) accesses 8439988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.data 162444 # number of overall (read+write) accesses 8449988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::total 193129 # number of overall (read+write) accesses 8459988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.152811 # miss rate for ReadReq accesses 8469988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.395686 # miss rate for ReadReq accesses 8479988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_miss_rate::total 0.309108 # miss rate for ReadReq accesses 8489988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.959502 # miss rate for UpgradeReq accesses 8499988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.959502 # miss rate for UpgradeReq accesses 8509988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955235 # miss rate for ReadExReq accesses 8519988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_rate::total 0.955235 # miss rate for ReadExReq accesses 8529988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.152811 # miss rate for demand accesses 8539988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.data 0.764423 # miss rate for demand accesses 8549988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::total 0.667248 # miss rate for demand accesses 8559988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.152811 # miss rate for overall accesses 8569988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.data 0.764423 # miss rate for overall accesses 8579988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::total 0.667248 # miss rate for overall accesses 8589988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 78471.369162 # average ReadReq miss latency 8599988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 85365.618869 # average ReadReq miss latency 8609988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_miss_latency::total 84150.678367 # average ReadReq miss latency 8619988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 74.672078 # average UpgradeReq miss latency 8629988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_miss_latency::total 74.672078 # average UpgradeReq miss latency 8639988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 83272.687933 # average ReadExReq miss latency 8649988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 83272.687933 # average ReadExReq miss latency 8659988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78471.369162 # average overall miss latency 8669988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 83642.122874 # average overall miss latency 8679988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_miss_latency::total 83453.975090 # average overall miss latency 8689988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78471.369162 # average overall miss latency 8699988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 83642.122874 # average overall miss latency 8709988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_miss_latency::total 83453.975090 # average overall miss latency 8718317SN/Asystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 8728317SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 8738317SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 8748317SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 8758983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 8768983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 8778317SN/Asystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 8787860SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 8799988Snilay@cs.wisc.edusystem.cpu.l2cache.writebacks::writebacks 83947 # number of writebacks 8809988Snilay@cs.wisc.edusystem.cpu.l2cache.writebacks::total 83947 # number of writebacks 8819988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 15 # number of ReadReq MSHR hits 8829988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_hits::cpu.data 62 # number of ReadReq MSHR hits 8839988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_hits::total 77 # number of ReadReq MSHR hits 8849988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_hits::cpu.inst 15 # number of demand (read+write) MSHR hits 8859988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_hits::cpu.data 62 # number of demand (read+write) MSHR hits 8869988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_hits::total 77 # number of demand (read+write) MSHR hits 8879988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_hits::cpu.inst 15 # number of overall MSHR hits 8889988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_hits::cpu.data 62 # number of overall MSHR hits 8899988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_hits::total 77 # number of overall MSHR hits 8909988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 4674 # number of ReadReq MSHR misses 8919988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 21857 # number of ReadReq MSHR misses 8929988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_misses::total 26531 # number of ReadReq MSHR misses 8939988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 308 # number of UpgradeReq MSHR misses 8949988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_misses::total 308 # number of UpgradeReq MSHR misses 8959988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102257 # number of ReadExReq MSHR misses 8969988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::total 102257 # number of ReadExReq MSHR misses 8979988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.inst 4674 # number of demand (read+write) MSHR misses 8989988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.data 124114 # number of demand (read+write) MSHR misses 8999988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::total 128788 # number of demand (read+write) MSHR misses 9009988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.inst 4674 # number of overall MSHR misses 9019988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.data 124114 # number of overall MSHR misses 9029988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::total 128788 # number of overall MSHR misses 9039988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 308414000 # number of ReadReq MSHR miss cycles 9049988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1593918750 # number of ReadReq MSHR miss cycles 9059988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 1902332750 # number of ReadReq MSHR miss cycles 9069988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 3088307 # number of UpgradeReq MSHR miss cycles 9079988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 3088307 # number of UpgradeReq MSHR miss cycles 9089988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7239546250 # number of ReadExReq MSHR miss cycles 9099988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7239546250 # number of ReadExReq MSHR miss cycles 9109988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 308414000 # number of demand (read+write) MSHR miss cycles 9119988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8833465000 # number of demand (read+write) MSHR miss cycles 9129988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_latency::total 9141879000 # number of demand (read+write) MSHR miss cycles 9139988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 308414000 # number of overall MSHR miss cycles 9149988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8833465000 # number of overall MSHR miss cycles 9159988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_latency::total 9141879000 # number of overall MSHR miss cycles 9169988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.152322 # mshr miss rate for ReadReq accesses 9179988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.394566 # mshr miss rate for ReadReq accesses 9189988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.308213 # mshr miss rate for ReadReq accesses 9199988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.959502 # mshr miss rate for UpgradeReq accesses 9209988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.959502 # mshr miss rate for UpgradeReq accesses 9219988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955235 # mshr miss rate for ReadExReq accesses 9229988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955235 # mshr miss rate for ReadExReq accesses 9239988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.152322 # mshr miss rate for demand accesses 9249988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.764042 # mshr miss rate for demand accesses 9259988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::total 0.666850 # mshr miss rate for demand accesses 9269988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.152322 # mshr miss rate for overall accesses 9279988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.764042 # mshr miss rate for overall accesses 9289988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::total 0.666850 # mshr miss rate for overall accesses 9299988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65985.023534 # average ReadReq mshr miss latency 9309988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 72924.863888 # average ReadReq mshr miss latency 9319988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 71702.263390 # average ReadReq mshr miss latency 9329988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10026.970779 # average UpgradeReq mshr miss latency 9339988Snilay@cs.wisc.edusystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10026.970779 # average UpgradeReq mshr miss latency 9349988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70797.561536 # average ReadExReq mshr miss latency 9359988Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70797.561536 # average ReadExReq mshr miss latency 9369988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65985.023534 # average overall mshr miss latency 9379988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71172.188472 # average overall mshr miss latency 9389988Snilay@cs.wisc.edusystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 70983.934839 # average overall mshr miss latency 9399988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65985.023534 # average overall mshr miss latency 9409988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71172.188472 # average overall mshr miss latency 9419988Snilay@cs.wisc.edusystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 70983.934839 # average overall mshr miss latency 9427860SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 9439988Snilay@cs.wisc.edusystem.cpu.dcache.tags.replacements 158347 # number of replacements 9449988Snilay@cs.wisc.edusystem.cpu.dcache.tags.tagsinuse 4068.859504 # Cycle average of tags in use 9459988Snilay@cs.wisc.edusystem.cpu.dcache.tags.total_refs 44362534 # Total number of references to valid blocks. 9469988Snilay@cs.wisc.edusystem.cpu.dcache.tags.sampled_refs 162443 # Sample count of references to valid blocks. 9479988Snilay@cs.wisc.edusystem.cpu.dcache.tags.avg_refs 273.096003 # Average number of references to valid blocks. 9489978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 363282250 # Cycle when the warmup percentage was hit. 9499988Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_blocks::cpu.data 4068.859504 # Average occupied blocks per requestor 9509988Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_percent::cpu.data 0.993374 # Average percentage of cache occupancy 9519988Snilay@cs.wisc.edusystem.cpu.dcache.tags.occ_percent::total 0.993374 # Average percentage of cache occupancy 95210036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 95310036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 61 # Occupied blocks per task id 95410036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 1767 # Occupied blocks per task id 95510036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 2268 # Occupied blocks per task id 95610036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 95710036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.tag_accesses 92301717 # Number of tag accesses 95810036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.data_accesses 92301717 # Number of data accesses 9599988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_hits::cpu.data 26063246 # number of ReadReq hits 9609988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_hits::total 26063246 # number of ReadReq hits 9619988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::cpu.data 18266759 # number of WriteReq hits 9629988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::total 18266759 # number of WriteReq hits 9639988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_hits::cpu.data 15989 # number of LoadLockedReq hits 9649988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_hits::total 15989 # number of LoadLockedReq hits 9659459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits 9669459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits 9679988Snilay@cs.wisc.edusystem.cpu.dcache.demand_hits::cpu.data 44330005 # number of demand (read+write) hits 9689988Snilay@cs.wisc.edusystem.cpu.dcache.demand_hits::total 44330005 # number of demand (read+write) hits 9699988Snilay@cs.wisc.edusystem.cpu.dcache.overall_hits::cpu.data 44330005 # number of overall hits 9709988Snilay@cs.wisc.edusystem.cpu.dcache.overall_hits::total 44330005 # number of overall hits 9719988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::cpu.data 124539 # number of ReadReq misses 9729988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::total 124539 # number of ReadReq misses 9739988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::cpu.data 1583142 # number of WriteReq misses 9749988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::total 1583142 # number of WriteReq misses 9759988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_misses::cpu.data 43 # number of LoadLockedReq misses 9769988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_misses::total 43 # number of LoadLockedReq misses 9779988Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::cpu.data 1707681 # number of demand (read+write) misses 9789988Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::total 1707681 # number of demand (read+write) misses 9799988Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::cpu.data 1707681 # number of overall misses 9809988Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::total 1707681 # number of overall misses 9819988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_latency::cpu.data 5216348715 # number of ReadReq miss cycles 9829988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_latency::total 5216348715 # number of ReadReq miss cycles 9839988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::cpu.data 126998846491 # number of WriteReq miss cycles 9849988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_latency::total 126998846491 # number of WriteReq miss cycles 9859988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1036500 # number of LoadLockedReq miss cycles 9869988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_latency::total 1036500 # number of LoadLockedReq miss cycles 9879988Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_latency::cpu.data 132215195206 # number of demand (read+write) miss cycles 9889988Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_latency::total 132215195206 # number of demand (read+write) miss cycles 9899988Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_latency::cpu.data 132215195206 # number of overall miss cycles 9909988Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_latency::total 132215195206 # number of overall miss cycles 9919988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_accesses::cpu.data 26187785 # number of ReadReq accesses(hits+misses) 9929988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_accesses::total 26187785 # number of ReadReq accesses(hits+misses) 9939449SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses) 9949449SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses) 9959988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 16032 # number of LoadLockedReq accesses(hits+misses) 9969988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_accesses::total 16032 # number of LoadLockedReq accesses(hits+misses) 9979459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses) 9989459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses) 9999988Snilay@cs.wisc.edusystem.cpu.dcache.demand_accesses::cpu.data 46037686 # number of demand (read+write) accesses 10009988Snilay@cs.wisc.edusystem.cpu.dcache.demand_accesses::total 46037686 # number of demand (read+write) accesses 10019988Snilay@cs.wisc.edusystem.cpu.dcache.overall_accesses::cpu.data 46037686 # number of overall (read+write) accesses 10029988Snilay@cs.wisc.edusystem.cpu.dcache.overall_accesses::total 46037686 # number of overall (read+write) accesses 10039988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004756 # miss rate for ReadReq accesses 10049988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_miss_rate::total 0.004756 # miss rate for ReadReq accesses 10059988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.079756 # miss rate for WriteReq accesses 10069988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::total 0.079756 # miss rate for WriteReq accesses 10079988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002682 # miss rate for LoadLockedReq accesses 10089988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.002682 # miss rate for LoadLockedReq accesses 10099988Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_rate::cpu.data 0.037093 # miss rate for demand accesses 10109988Snilay@cs.wisc.edusystem.cpu.dcache.demand_miss_rate::total 0.037093 # miss rate for demand accesses 10119988Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_rate::cpu.data 0.037093 # miss rate for overall accesses 10129988Snilay@cs.wisc.edusystem.cpu.dcache.overall_miss_rate::total 0.037093 # miss rate for overall accesses 10139988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41885.262568 # average ReadReq miss latency 10149988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_miss_latency::total 41885.262568 # average ReadReq miss latency 10159988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80219.491676 # average WriteReq miss latency 10169988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_miss_latency::total 80219.491676 # average WriteReq miss latency 10179988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 24104.651163 # average LoadLockedReq miss latency 10189988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 24104.651163 # average LoadLockedReq miss latency 10199988Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_miss_latency::cpu.data 77423.825179 # average overall miss latency 10209988Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_miss_latency::total 77423.825179 # average overall miss latency 10219988Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_miss_latency::cpu.data 77423.825179 # average overall miss latency 10229988Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_miss_latency::total 77423.825179 # average overall miss latency 10239988Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_mshrs 3791 # number of cycles access was blocked 10249988Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_targets 1217 # number of cycles access was blocked 10259988Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_mshrs 149 # number of cycles access was blocked 10269988Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_targets 13 # number of cycles access was blocked 10279988Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_mshrs 25.442953 # average number of cycles each access was blocked 10289988Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_targets 93.615385 # average number of cycles each access was blocked 10299449SAli.Saidi@ARM.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 10309449SAli.Saidi@ARM.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 10319988Snilay@cs.wisc.edusystem.cpu.dcache.writebacks::writebacks 129111 # number of writebacks 10329988Snilay@cs.wisc.edusystem.cpu.dcache.writebacks::total 129111 # number of writebacks 10339988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 69110 # number of ReadReq MSHR hits 10349988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_hits::total 69110 # number of ReadReq MSHR hits 10359988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 1475806 # number of WriteReq MSHR hits 10369988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_hits::total 1475806 # number of WriteReq MSHR hits 10379988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 43 # number of LoadLockedReq MSHR hits 10389988Snilay@cs.wisc.edusystem.cpu.dcache.LoadLockedReq_mshr_hits::total 43 # number of LoadLockedReq MSHR hits 10399988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_hits::cpu.data 1544916 # number of demand (read+write) MSHR hits 10409988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_hits::total 1544916 # number of demand (read+write) MSHR hits 10419988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_hits::cpu.data 1544916 # number of overall MSHR hits 10429988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_hits::total 1544916 # number of overall MSHR hits 10439988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 55429 # number of ReadReq MSHR misses 10449988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::total 55429 # number of ReadReq MSHR misses 10459988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 107336 # number of WriteReq MSHR misses 10469988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::total 107336 # number of WriteReq MSHR misses 10479988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::cpu.data 162765 # number of demand (read+write) MSHR misses 10489988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::total 162765 # number of demand (read+write) MSHR misses 10499988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::cpu.data 162765 # number of overall MSHR misses 10509988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::total 162765 # number of overall MSHR misses 10519988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2263965562 # number of ReadReq MSHR miss cycles 10529988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_latency::total 2263965562 # number of ReadReq MSHR miss cycles 10539988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8681187684 # number of WriteReq MSHR miss cycles 10549988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_latency::total 8681187684 # number of WriteReq MSHR miss cycles 10559988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 10945153246 # number of demand (read+write) MSHR miss cycles 10569988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_latency::total 10945153246 # number of demand (read+write) MSHR miss cycles 10579988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 10945153246 # number of overall MSHR miss cycles 10589988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_latency::total 10945153246 # number of overall MSHR miss cycles 10599988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002117 # mshr miss rate for ReadReq accesses 10609988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002117 # mshr miss rate for ReadReq accesses 10619988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005407 # mshr miss rate for WriteReq accesses 10629988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005407 # mshr miss rate for WriteReq accesses 10639988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003535 # mshr miss rate for demand accesses 10649988Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_miss_rate::total 0.003535 # mshr miss rate for demand accesses 10659988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003535 # mshr miss rate for overall accesses 10669988Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_miss_rate::total 0.003535 # mshr miss rate for overall accesses 10679988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40844.423713 # average ReadReq mshr miss latency 10689988Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40844.423713 # average ReadReq mshr miss latency 10699988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80878.621190 # average WriteReq mshr miss latency 10709988Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80878.621190 # average WriteReq mshr miss latency 10719988Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67245.127921 # average overall mshr miss latency 10729988Snilay@cs.wisc.edusystem.cpu.dcache.demand_avg_mshr_miss_latency::total 67245.127921 # average overall mshr miss latency 10739988Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67245.127921 # average overall mshr miss latency 10749988Snilay@cs.wisc.edusystem.cpu.dcache.overall_avg_mshr_miss_latency::total 67245.127921 # average overall mshr miss latency 10759449SAli.Saidi@ARM.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 10767860SN/A 10777860SN/A---------- End Simulation Statistics ---------- 1078