stats.txt revision 10827
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 310827Sandreas.hansson@arm.comsim_seconds 47.365947 # Number of seconds simulated 410827Sandreas.hansson@arm.comsim_ticks 47365946685500 # Number of ticks simulated 510827Sandreas.hansson@arm.comfinal_tick 47365946685500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 710827Sandreas.hansson@arm.comhost_inst_rate 174192 # Simulator instruction rate (inst/s) 810827Sandreas.hansson@arm.comhost_op_rate 204861 # Simulator op (including micro ops) rate (op/s) 910827Sandreas.hansson@arm.comhost_tick_rate 9672451523 # Simulator tick rate (ticks/s) 1010827Sandreas.hansson@arm.comhost_mem_usage 763596 # Number of bytes of host memory used 1110827Sandreas.hansson@arm.comhost_seconds 4897.00 # Real time elapsed on the host 1210827Sandreas.hansson@arm.comsim_insts 853019792 # Number of instructions simulated 1310827Sandreas.hansson@arm.comsim_ops 1003201701 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.dtb.walker 65472 # Number of bytes read from this memory 1710827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.itb.walker 64384 # Number of bytes read from this memory 1810827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.inst 7833792 # Number of bytes read from this memory 1910827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.data 12003144 # Number of bytes read from this memory 2010827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu0.l2cache.prefetcher 10766848 # Number of bytes read from this memory 2110827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.dtb.walker 71104 # Number of bytes read from this memory 2210827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.itb.walker 69248 # Number of bytes read from this memory 2310827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.inst 2839488 # Number of bytes read from this memory 2410827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.data 7678416 # Number of bytes read from this memory 2510827Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu1.l2cache.prefetcher 7994432 # Number of bytes read from this memory 2610827Sandreas.hansson@arm.comsystem.physmem.bytes_read::realview.ide 439552 # Number of bytes read from this memory 2710827Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 49825880 # Number of bytes read from this memory 2810827Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 7833792 # Number of instructions bytes read from this memory 2910827Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 2839488 # Number of instructions bytes read from this memory 3010827Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 10673280 # Number of instructions bytes read from this memory 3110827Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 62800512 # Number of bytes written to this memory 3210827Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory 3310636Snilay@cs.wisc.edusystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3410827Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 62821096 # Number of bytes written to this memory 3510827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.dtb.walker 1023 # Number of read requests responded to by this memory 3610827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.itb.walker 1006 # Number of read requests responded to by this memory 3710827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.inst 122403 # Number of read requests responded to by this memory 3810827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.data 187562 # Number of read requests responded to by this memory 3910827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu0.l2cache.prefetcher 168232 # Number of read requests responded to by this memory 4010827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.dtb.walker 1111 # Number of read requests responded to by this memory 4110827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.itb.walker 1082 # Number of read requests responded to by this memory 4210827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.inst 44367 # Number of read requests responded to by this memory 4310827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.data 119988 # Number of read requests responded to by this memory 4410827Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu1.l2cache.prefetcher 124913 # Number of read requests responded to by this memory 4510827Sandreas.hansson@arm.comsystem.physmem.num_reads::realview.ide 6868 # Number of read requests responded to by this memory 4610827Sandreas.hansson@arm.comsystem.physmem.num_reads::total 778555 # Number of read requests responded to by this memory 4710827Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 981258 # Number of write requests responded to by this memory 4810827Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory 4910636Snilay@cs.wisc.edusystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5010827Sandreas.hansson@arm.comsystem.physmem.num_writes::total 983832 # Number of write requests responded to by this memory 5110827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.dtb.walker 1382 # Total read bandwidth from this memory (bytes/s) 5210827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.itb.walker 1359 # Total read bandwidth from this memory (bytes/s) 5310827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.inst 165389 # Total read bandwidth from this memory (bytes/s) 5410827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.data 253413 # Total read bandwidth from this memory (bytes/s) 5510827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu0.l2cache.prefetcher 227312 # Total read bandwidth from this memory (bytes/s) 5610827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.dtb.walker 1501 # Total read bandwidth from this memory (bytes/s) 5710827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.itb.walker 1462 # Total read bandwidth from this memory (bytes/s) 5810827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.inst 59948 # Total read bandwidth from this memory (bytes/s) 5910827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.data 162108 # Total read bandwidth from this memory (bytes/s) 6010827Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu1.l2cache.prefetcher 168780 # Total read bandwidth from this memory (bytes/s) 6110827Sandreas.hansson@arm.comsystem.physmem.bw_read::realview.ide 9280 # Total read bandwidth from this memory (bytes/s) 6210827Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1051935 # Total read bandwidth from this memory (bytes/s) 6310827Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu0.inst 165389 # Instruction read bandwidth from this memory (bytes/s) 6410827Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu1.inst 59948 # Instruction read bandwidth from this memory (bytes/s) 6510827Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 225337 # Instruction read bandwidth from this memory (bytes/s) 6610827Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 1325858 # Write bandwidth from this memory (bytes/s) 6710827Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu0.data 434 # Write bandwidth from this memory (bytes/s) 6810636Snilay@cs.wisc.edusystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 6910827Sandreas.hansson@arm.comsystem.physmem.bw_write::total 1326292 # Write bandwidth from this memory (bytes/s) 7010827Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 1325858 # Total bandwidth to/from this memory (bytes/s) 7110827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.dtb.walker 1382 # Total bandwidth to/from this memory (bytes/s) 7210827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.itb.walker 1359 # Total bandwidth to/from this memory (bytes/s) 7310827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.inst 165389 # Total bandwidth to/from this memory (bytes/s) 7410827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.data 253847 # Total bandwidth to/from this memory (bytes/s) 7510827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu0.l2cache.prefetcher 227312 # Total bandwidth to/from this memory (bytes/s) 7610827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.dtb.walker 1501 # Total bandwidth to/from this memory (bytes/s) 7710827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.itb.walker 1462 # Total bandwidth to/from this memory (bytes/s) 7810827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.inst 59948 # Total bandwidth to/from this memory (bytes/s) 7910827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.data 162108 # Total bandwidth to/from this memory (bytes/s) 8010827Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu1.l2cache.prefetcher 168780 # Total bandwidth to/from this memory (bytes/s) 8110827Sandreas.hansson@arm.comsystem.physmem.bw_total::realview.ide 9280 # Total bandwidth to/from this memory (bytes/s) 8210827Sandreas.hansson@arm.comsystem.physmem.bw_total::total 2378227 # Total bandwidth to/from this memory (bytes/s) 8310827Sandreas.hansson@arm.comsystem.physmem.readReqs 778555 # Number of read requests accepted 8410827Sandreas.hansson@arm.comsystem.physmem.writeReqs 1622091 # Number of write requests accepted 8510827Sandreas.hansson@arm.comsystem.physmem.readBursts 778555 # Number of DRAM read bursts, including those serviced by the write queue 8610827Sandreas.hansson@arm.comsystem.physmem.writeBursts 1622091 # Number of DRAM write bursts, including those merged in the write queue 8710827Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 49803520 # Total number of bytes read from DRAM 8810827Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 24000 # Total number of bytes read from write queue 8910827Sandreas.hansson@arm.comsystem.physmem.bytesWritten 100652928 # Total number of bytes written to DRAM 9010827Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 49825880 # Total read bytes from the system interface side 9110827Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 103669672 # Total written bytes from the system interface side 9210827Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 375 # Number of DRAM read bursts serviced by the write queue 9310827Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 49366 # Number of DRAM write bursts merged with an existing one 9410827Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 111816 # Number of requests that are neither read nor write 9510827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 42060 # Per bank write bursts 9610827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 53156 # Per bank write bursts 9710827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 42442 # Per bank write bursts 9810827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 47567 # Per bank write bursts 9910827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 45723 # Per bank write bursts 10010827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 54413 # Per bank write bursts 10110827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 50594 # Per bank write bursts 10210827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 44772 # Per bank write bursts 10310827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 41306 # Per bank write bursts 10410827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 93457 # Per bank write bursts 10510827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 34541 # Per bank write bursts 10610827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 47870 # Per bank write bursts 10710827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 47765 # Per bank write bursts 10810827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 46143 # Per bank write bursts 10910827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 39677 # Per bank write bursts 11010827Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 46694 # Per bank write bursts 11110827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 94318 # Per bank write bursts 11210827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 104450 # Per bank write bursts 11310827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 99318 # Per bank write bursts 11410827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 101345 # Per bank write bursts 11510827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 99792 # Per bank write bursts 11610827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 104837 # Per bank write bursts 11710827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 100210 # Per bank write bursts 11810827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 98464 # Per bank write bursts 11910827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 93421 # Per bank write bursts 12010827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 95649 # Per bank write bursts 12110827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 88541 # Per bank write bursts 12210827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 99820 # Per bank write bursts 12310827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 96824 # Per bank write bursts 12410827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 96750 # Per bank write bursts 12510827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 94484 # Per bank write bursts 12610827Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 104479 # Per bank write bursts 12710515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12810827Sandreas.hansson@arm.comsystem.physmem.numWrRetry 276 # Number of times write queue was full causing retry 12910827Sandreas.hansson@arm.comsystem.physmem.totGap 47365944763000 # Total gap between requests 13010515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 13310827Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 25 # Read request sizes (log2) 13410515SAli.Saidi@ARM.comsystem.physmem.readPktSize::4 5 # Read request sizes (log2) 13510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13610827Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 778525 # Read request sizes (log2) 13710515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 13910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14010827Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 14110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14310827Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 1619517 # Write request sizes (log2) 14410827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 550292 # What read queue length does an incoming req see 14510827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 82276 # What read queue length does an incoming req see 14610827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 30517 # What read queue length does an incoming req see 14710827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 23784 # What read queue length does an incoming req see 14810827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 20492 # What read queue length does an incoming req see 14910827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 18686 # What read queue length does an incoming req see 15010827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 17057 # What read queue length does an incoming req see 15110827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 15108 # What read queue length does an incoming req see 15210827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 12648 # What read queue length does an incoming req see 15310827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 3935 # What read queue length does an incoming req see 15410827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 960 # What read queue length does an incoming req see 15510827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 693 # What read queue length does an incoming req see 15610827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 556 # What read queue length does an incoming req see 15710827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 402 # What read queue length does an incoming req see 15810827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 182 # What read queue length does an incoming req see 15910827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 158 # What read queue length does an incoming req see 16010827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 141 # What read queue length does an incoming req see 16110827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 135 # What read queue length does an incoming req see 16210827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 86 # What read queue length does an incoming req see 16310827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 64 # What read queue length does an incoming req see 16410827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 6 # What read queue length does an incoming req see 16510827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see 16610827Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see 16710628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 16810515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 16910515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 17010515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17110515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17210515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17310515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17410515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17510515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 17910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 18910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19110827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 40446 # What write queue length does an incoming req see 19210827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 59954 # What write queue length does an incoming req see 19310827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 84735 # What write queue length does an incoming req see 19410827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 94224 # What write queue length does an incoming req see 19510827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 98939 # What write queue length does an incoming req see 19610827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 95817 # What write queue length does an incoming req see 19710827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 91113 # What write queue length does an incoming req see 19810827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 85467 # What write queue length does an incoming req see 19910827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 82456 # What write queue length does an incoming req see 20010827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 78613 # What write queue length does an incoming req see 20110827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 78193 # What write queue length does an incoming req see 20210827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 94725 # What write queue length does an incoming req see 20310827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 83224 # What write queue length does an incoming req see 20410827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 77979 # What write queue length does an incoming req see 20510827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 91163 # What write queue length does an incoming req see 20610827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 80486 # What write queue length does an incoming req see 20710827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 75147 # What write queue length does an incoming req see 20810827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 72304 # What write queue length does an incoming req see 20910827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 7065 # What write queue length does an incoming req see 21010827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 6188 # What write queue length does an incoming req see 21110827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 6251 # What write queue length does an incoming req see 21210827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 7364 # What write queue length does an incoming req see 21310827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 8039 # What write queue length does an incoming req see 21410827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 6897 # What write queue length does an incoming req see 21510827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 6691 # What write queue length does an incoming req see 21610827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 7373 # What write queue length does an incoming req see 21710827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 5850 # What write queue length does an incoming req see 21810827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 5415 # What write queue length does an incoming req see 21910827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 5159 # What write queue length does an incoming req see 22010827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 5392 # What write queue length does an incoming req see 22110827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 4452 # What write queue length does an incoming req see 22210827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 3922 # What write queue length does an incoming req see 22310827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 3792 # What write queue length does an incoming req see 22410827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 3304 # What write queue length does an incoming req see 22510827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 2703 # What write queue length does an incoming req see 22610827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 1783 # What write queue length does an incoming req see 22710827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 1523 # What write queue length does an incoming req see 22810827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 1082 # What write queue length does an incoming req see 22910827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 1091 # What write queue length does an incoming req see 23010827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 770 # What write queue length does an incoming req see 23110827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 913 # What write queue length does an incoming req see 23210827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 777 # What write queue length does an incoming req see 23310827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 665 # What write queue length does an incoming req see 23410827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 582 # What write queue length does an incoming req see 23510827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 501 # What write queue length does an incoming req see 23610827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 501 # What write queue length does an incoming req see 23710827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 424 # What write queue length does an incoming req see 23810827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 383 # What write queue length does an incoming req see 23910827Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 873 # What write queue length does an incoming req see 24010827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 836953 # Bytes accessed per row activation 24110827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 179.765373 # Bytes accessed per row activation 24210827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 108.063876 # Bytes accessed per row activation 24310827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 253.948875 # Bytes accessed per row activation 24410827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 534704 63.89% 63.89% # Bytes accessed per row activation 24510827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 162086 19.37% 83.25% # Bytes accessed per row activation 24610827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 38261 4.57% 87.82% # Bytes accessed per row activation 24710827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 18116 2.16% 89.99% # Bytes accessed per row activation 24810827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 12763 1.52% 91.51% # Bytes accessed per row activation 24910827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 8799 1.05% 92.57% # Bytes accessed per row activation 25010827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 6603 0.79% 93.35% # Bytes accessed per row activation 25110827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 6067 0.72% 94.08% # Bytes accessed per row activation 25210827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 49554 5.92% 100.00% # Bytes accessed per row activation 25310827Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 836953 # Bytes accessed per row activation 25410827Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::samples 65558 # Reads before turning the bus around for writes 25510827Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::mean 11.869901 # Reads before turning the bus around for writes 25610827Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::stdev 153.975731 # Reads before turning the bus around for writes 25710827Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::0-1023 65556 100.00% 100.00% # Reads before turning the bus around for writes 25810585Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::25600-26623 1 0.00% 100.00% # Reads before turning the bus around for writes 25910628Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::28672-29695 1 0.00% 100.00% # Reads before turning the bus around for writes 26010827Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::total 65558 # Reads before turning the bus around for writes 26110827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::samples 65558 # Writes before turning the bus around for reads 26210827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::mean 23.989475 # Writes before turning the bus around for reads 26310827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::gmean 20.876910 # Writes before turning the bus around for reads 26410827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::stdev 23.036255 # Writes before turning the bus around for reads 26510827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::16-31 57911 88.34% 88.34% # Writes before turning the bus around for reads 26610827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::32-47 3625 5.53% 93.86% # Writes before turning the bus around for reads 26710827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::48-63 1537 2.34% 96.21% # Writes before turning the bus around for reads 26810827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::64-79 756 1.15% 97.36% # Writes before turning the bus around for reads 26910827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::80-95 457 0.70% 98.06% # Writes before turning the bus around for reads 27010827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::96-111 339 0.52% 98.58% # Writes before turning the bus around for reads 27110827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::112-127 446 0.68% 99.26% # Writes before turning the bus around for reads 27210827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::128-143 180 0.27% 99.53% # Writes before turning the bus around for reads 27310827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::144-159 59 0.09% 99.62% # Writes before turning the bus around for reads 27410827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::160-175 25 0.04% 99.66% # Writes before turning the bus around for reads 27510827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::176-191 57 0.09% 99.75% # Writes before turning the bus around for reads 27610827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::192-207 41 0.06% 99.81% # Writes before turning the bus around for reads 27710827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::208-223 16 0.02% 99.83% # Writes before turning the bus around for reads 27810827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::224-239 6 0.01% 99.84% # Writes before turning the bus around for reads 27910827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::240-255 2 0.00% 99.85% # Writes before turning the bus around for reads 28010827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::256-271 7 0.01% 99.86% # Writes before turning the bus around for reads 28110827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::272-287 6 0.01% 99.87% # Writes before turning the bus around for reads 28210827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::288-303 4 0.01% 99.87% # Writes before turning the bus around for reads 28310827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::304-319 12 0.02% 99.89% # Writes before turning the bus around for reads 28410827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::320-335 9 0.01% 99.90% # Writes before turning the bus around for reads 28510827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::336-351 13 0.02% 99.92% # Writes before turning the bus around for reads 28610827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::352-367 20 0.03% 99.95% # Writes before turning the bus around for reads 28710827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::368-383 3 0.00% 99.96% # Writes before turning the bus around for reads 28810827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::384-399 1 0.00% 99.96% # Writes before turning the bus around for reads 28910827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::400-415 2 0.00% 99.96% # Writes before turning the bus around for reads 29010827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::416-431 1 0.00% 99.96% # Writes before turning the bus around for reads 29110827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::432-447 2 0.00% 99.97% # Writes before turning the bus around for reads 29210827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::448-463 1 0.00% 99.97% # Writes before turning the bus around for reads 29310827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::480-495 4 0.01% 99.98% # Writes before turning the bus around for reads 29410827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::496-511 4 0.01% 99.98% # Writes before turning the bus around for reads 29510827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::512-527 4 0.01% 99.99% # Writes before turning the bus around for reads 29610827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::528-543 2 0.00% 99.99% # Writes before turning the bus around for reads 29710827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::544-559 2 0.00% 99.99% # Writes before turning the bus around for reads 29810753Sstever@gmail.comsystem.physmem.wrPerTurnAround::576-591 1 0.00% 100.00% # Writes before turning the bus around for reads 29910827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::672-687 1 0.00% 100.00% # Writes before turning the bus around for reads 30010827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::688-703 1 0.00% 100.00% # Writes before turning the bus around for reads 30110765Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::848-863 1 0.00% 100.00% # Writes before turning the bus around for reads 30210827Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::total 65558 # Writes before turning the bus around for reads 30310827Sandreas.hansson@arm.comsystem.physmem.totQLat 24526926504 # Total ticks spent queuing 30410827Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 39117801504 # Total ticks spent from burst creation until serviced by the DRAM 30510827Sandreas.hansson@arm.comsystem.physmem.totBusLat 3890900000 # Total ticks spent in databus transfers 30610827Sandreas.hansson@arm.comsystem.physmem.avgQLat 31518.32 # Average queueing delay per DRAM burst 30710515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 30810827Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 50268.32 # Average memory access latency per DRAM burst 30910827Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1.05 # Average DRAM read bandwidth in MiByte/s 31010827Sandreas.hansson@arm.comsystem.physmem.avgWrBW 2.13 # Average achieved write bandwidth in MiByte/s 31110827Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 1.05 # Average system read bandwidth in MiByte/s 31210827Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 2.19 # Average system write bandwidth in MiByte/s 31310515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 31410827Sandreas.hansson@arm.comsystem.physmem.busUtil 0.02 # Data bus utilization in percentage 31510628Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 31610515SAli.Saidi@ARM.comsystem.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes 31710827Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing 31810827Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 26.72 # Average write queue length when enqueuing 31910827Sandreas.hansson@arm.comsystem.physmem.readRowHits 582169 # Number of row buffer hits during reads 32010827Sandreas.hansson@arm.comsystem.physmem.writeRowHits 931750 # Number of row buffer hits during writes 32110827Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 74.81 # Row buffer hit rate for reads 32210827Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 59.24 # Row buffer hit rate for writes 32310827Sandreas.hansson@arm.comsystem.physmem.avgGap 19730499.53 # Average gap between requests 32410827Sandreas.hansson@arm.comsystem.physmem.pageHitRate 64.40 # Row buffer hit rate, read and write combined 32510827Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 3287730600 # Energy for activate commands per rank (pJ) 32610827Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 1793900625 # Energy for precharge commands per rank (pJ) 32710827Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 2969101200 # Energy for read commands per rank (pJ) 32810827Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 5201632080 # Energy for write commands per rank (pJ) 32910827Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 3093712876800 # Energy for refresh commands per rank (pJ) 33010827Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 1175633111385 # Energy for active background per rank (pJ) 33110827Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 27388306372500 # Energy for precharge background per rank (pJ) 33210827Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 31670904725190 # Total energy per rank (pJ) 33310827Sandreas.hansson@arm.comsystem.physmem_0.averagePower 668.643023 # Core power per rank (mW) 33410827Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 45562569995604 # Time in different power states 33510827Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 1581652800000 # Time in different power states 33610628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 33710827Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 221716854896 # Time in different power states 33810628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 33910827Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 3039558480 # Energy for activate commands per rank (pJ) 34010827Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 1658489250 # Energy for precharge commands per rank (pJ) 34110827Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 3100125600 # Energy for read commands per rank (pJ) 34210827Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 4989373200 # Energy for write commands per rank (pJ) 34310827Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 3093712876800 # Energy for refresh commands per rank (pJ) 34410827Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 1167524389710 # Energy for active background per rank (pJ) 34510827Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 27395419294500 # Energy for precharge background per rank (pJ) 34610827Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 31669444107540 # Total energy per rank (pJ) 34710827Sandreas.hansson@arm.comsystem.physmem_1.averagePower 668.612186 # Core power per rank (mW) 34810827Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 45574402608448 # Time in different power states 34910827Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 1581652800000 # Time in different power states 35010628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 35110827Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 209885438552 # Time in different power states 35210628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 35310636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.inst 704 # Number of bytes read from this memory 35410636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 35510636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.inst 576 # Number of bytes read from this memory 35610636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 35710515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::total 1324 # Number of bytes read from this memory 35810515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 704 # Number of instructions bytes read from this memory 35910515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 576 # Number of instructions bytes read from this memory 36010515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::total 1280 # Number of instructions bytes read from this memory 36110636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.inst 11 # Number of read requests responded to by this memory 36210636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 36310636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 36410636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 36510515SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::total 26 # Number of read requests responded to by this memory 36610636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.inst 15 # Total read bandwidth from this memory (bytes/s) 36710636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 36810515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu1.inst 12 # Total read bandwidth from this memory (bytes/s) 36910636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 37010515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::total 28 # Total read bandwidth from this memory (bytes/s) 37110515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 15 # Instruction read bandwidth from this memory (bytes/s) 37210515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 12 # Instruction read bandwidth from this memory (bytes/s) 37310515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::total 27 # Instruction read bandwidth from this memory (bytes/s) 37410636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.inst 15 # Total bandwidth to/from this memory (bytes/s) 37510636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 37610515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu1.inst 12 # Total bandwidth to/from this memory (bytes/s) 37710636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 37810515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::total 28 # Total bandwidth to/from this memory (bytes/s) 37910585Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 38010585Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 38110585Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 38210765Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1671 # Number of full page size DMA writes. 38310765Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6846976 # Number of bytes transfered via DMA writes. 38410765Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1674 # Number of DMA write transactions. 38510827Sandreas.hansson@arm.comsystem.cpu0.branchPred.lookups 133649210 # Number of BP lookups 38610827Sandreas.hansson@arm.comsystem.cpu0.branchPred.condPredicted 93568356 # Number of conditional branches predicted 38710827Sandreas.hansson@arm.comsystem.cpu0.branchPred.condIncorrect 6412350 # Number of conditional branches incorrect 38810827Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBLookups 100434532 # Number of BTB lookups 38910827Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHits 71867706 # Number of BTB hits 39010585Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 39110827Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBHitPct 71.556769 # BTB Hit Percentage 39210827Sandreas.hansson@arm.comsystem.cpu0.branchPred.usedRAS 16148203 # Number of times the RAS was used to get a target. 39310827Sandreas.hansson@arm.comsystem.cpu0.branchPred.RASInCorrect 1115497 # Number of incorrect RAS predictions. 39410515SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 39510628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 39610628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39710628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 39810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 39910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 40010628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 40110628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 40210628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 40310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 40410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 40510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 40610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 40710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 40810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 40910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 41010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 41110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 41210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 41310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 41410585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 41510585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 41610585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 41710585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 41810585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 41910585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 42010585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 42110585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 42210585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 42310585Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 42410827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walks 281840 # Table walker walks requested 42510827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLong 281840 # Table walker walks initiated with long descriptors 42610827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 8577 # Level at which table walker walks with long descriptors terminate 42710827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 76588 # Level at which table walker walks with long descriptors terminate 42810827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::samples 281840 # Table walker wait (enqueue to first request) latency 42910827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::0 281840 100.00% 100.00% # Table walker wait (enqueue to first request) latency 43010827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkWaitTime::total 281840 # Table walker wait (enqueue to first request) latency 43110827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::samples 85165 # Table walker service (enqueue to completion) latency 43210827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::mean 18850.134868 # Table walker service (enqueue to completion) latency 43310827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::gmean 17191.967454 # Table walker service (enqueue to completion) latency 43410827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::stdev 12262.040349 # Table walker service (enqueue to completion) latency 43510827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::0-32767 80924 95.02% 95.02% # Table walker service (enqueue to completion) latency 43610827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::32768-65535 3552 4.17% 99.19% # Table walker service (enqueue to completion) latency 43710827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::65536-98303 385 0.45% 99.64% # Table walker service (enqueue to completion) latency 43810827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::98304-131071 201 0.24% 99.88% # Table walker service (enqueue to completion) latency 43910827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::131072-163839 20 0.02% 99.90% # Table walker service (enqueue to completion) latency 44010827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::163840-196607 10 0.01% 99.91% # Table walker service (enqueue to completion) latency 44110827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::196608-229375 25 0.03% 99.94% # Table walker service (enqueue to completion) latency 44210827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::229376-262143 15 0.02% 99.96% # Table walker service (enqueue to completion) latency 44310827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::262144-294911 9 0.01% 99.97% # Table walker service (enqueue to completion) latency 44410827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::294912-327679 16 0.02% 99.99% # Table walker service (enqueue to completion) latency 44510827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::327680-360447 2 0.00% 99.99% # Table walker service (enqueue to completion) latency 44610827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::360448-393215 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 44710827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::393216-425983 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44810827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 44910827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 45010827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::total 85165 # Table walker service (enqueue to completion) latency 45110726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::samples 788586204 # Table walker pending requests distribution 45210726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::0 788586204 100.00% 100.00% # Table walker pending requests distribution 45310726Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walksPending::total 788586204 # Table walker pending requests distribution 45410827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::4K 76588 89.93% 89.93% # Table walker page sizes translated 45510827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::2M 8577 10.07% 100.00% # Table walker page sizes translated 45610827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkPageSizes::total 85165 # Table walker page sizes translated 45710827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 281840 # Table walker requests started/completed, data/inst 45810628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 45910827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 281840 # Table walker requests started/completed, data/inst 46010827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 85165 # Table walker requests started/completed, data/inst 46110628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 46210827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 85165 # Table walker requests started/completed, data/inst 46310827Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 367005 # Table walker requests started/completed, data/inst 46410585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 46510585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 46610827Sandreas.hansson@arm.comsystem.cpu0.dtb.read_hits 86621651 # DTB read hits 46710827Sandreas.hansson@arm.comsystem.cpu0.dtb.read_misses 235326 # DTB read misses 46810827Sandreas.hansson@arm.comsystem.cpu0.dtb.write_hits 77269391 # DTB write hits 46910827Sandreas.hansson@arm.comsystem.cpu0.dtb.write_misses 46514 # DTB write misses 47010585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed 47110585Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 47210827Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva_asid 38373 # Number of times TLB was flushed by MVA & ASID 47310827Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_asid 1014 # Number of times TLB was flushed by ASID 47410827Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_entries 36825 # Number of entries that have been flushed from TLB 47510827Sandreas.hansson@arm.comsystem.cpu0.dtb.align_faults 2231 # Number of TLB faults due to alignment restrictions 47610827Sandreas.hansson@arm.comsystem.cpu0.dtb.prefetch_faults 9213 # Number of TLB faults due to prefetch 47710585Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 47810827Sandreas.hansson@arm.comsystem.cpu0.dtb.perms_faults 11443 # Number of TLB faults due to permissions restrictions 47910827Sandreas.hansson@arm.comsystem.cpu0.dtb.read_accesses 86856977 # DTB read accesses 48010827Sandreas.hansson@arm.comsystem.cpu0.dtb.write_accesses 77315905 # DTB write accesses 48110585Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 48210827Sandreas.hansson@arm.comsystem.cpu0.dtb.hits 163891042 # DTB hits 48310827Sandreas.hansson@arm.comsystem.cpu0.dtb.misses 281840 # DTB misses 48410827Sandreas.hansson@arm.comsystem.cpu0.dtb.accesses 164172882 # DTB accesses 48510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 48610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 48710628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 48810628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 48910628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 49010628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 49110628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 49210628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 49310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 49410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 49510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 49610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 49710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 49810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 49910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 50010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 50110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 50210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 50310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 50410585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 50510585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 50610585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 50710585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 50810585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 50910585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 51010585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 51110585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 51210585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 51310585Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 51410827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walks 66347 # Table walker walks requested 51510827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLong 66347 # Table walker walks initiated with long descriptors 51610827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 679 # Level at which table walker walks with long descriptors terminate 51710827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 58898 # Level at which table walker walks with long descriptors terminate 51810827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::samples 66347 # Table walker wait (enqueue to first request) latency 51910827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::0 66347 100.00% 100.00% # Table walker wait (enqueue to first request) latency 52010827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkWaitTime::total 66347 # Table walker wait (enqueue to first request) latency 52110827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::samples 59577 # Table walker service (enqueue to completion) latency 52210827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::mean 21233.631049 # Table walker service (enqueue to completion) latency 52310827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::gmean 19420.255520 # Table walker service (enqueue to completion) latency 52410827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::stdev 13392.583355 # Table walker service (enqueue to completion) latency 52510827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::0-32767 54894 92.14% 92.14% # Table walker service (enqueue to completion) latency 52610827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::32768-65535 3878 6.51% 98.65% # Table walker service (enqueue to completion) latency 52710827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::65536-98303 278 0.47% 99.12% # Table walker service (enqueue to completion) latency 52810827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::98304-131071 464 0.78% 99.89% # Table walker service (enqueue to completion) latency 52910827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::131072-163839 13 0.02% 99.92% # Table walker service (enqueue to completion) latency 53010827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::163840-196607 10 0.02% 99.93% # Table walker service (enqueue to completion) latency 53110827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::196608-229375 21 0.04% 99.97% # Table walker service (enqueue to completion) latency 53210827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::229376-262143 10 0.02% 99.98% # Table walker service (enqueue to completion) latency 53310827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::262144-294911 3 0.01% 99.99% # Table walker service (enqueue to completion) latency 53410827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::294912-327679 1 0.00% 99.99% # Table walker service (enqueue to completion) latency 53510827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::327680-360447 3 0.01% 100.00% # Table walker service (enqueue to completion) latency 53610827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::360448-393215 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 53710753Sstever@gmail.comsystem.cpu0.itb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 53810827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkCompletionTime::total 59577 # Table walker service (enqueue to completion) latency 53910726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::samples 787865704 # Table walker pending requests distribution 54010726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::0 787865704 100.00% 100.00% # Table walker pending requests distribution 54110726Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walksPending::total 787865704 # Table walker pending requests distribution 54210827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::4K 58898 98.86% 98.86% # Table walker page sizes translated 54310827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::2M 679 1.14% 100.00% # Table walker page sizes translated 54410827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkPageSizes::total 59577 # Table walker page sizes translated 54510628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 54610827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 66347 # Table walker requests started/completed, data/inst 54710827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 66347 # Table walker requests started/completed, data/inst 54810628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 54910827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 59577 # Table walker requests started/completed, data/inst 55010827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 59577 # Table walker requests started/completed, data/inst 55110827Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin::total 125924 # Table walker requests started/completed, data/inst 55210827Sandreas.hansson@arm.comsystem.cpu0.itb.inst_hits 239632917 # ITB inst hits 55310827Sandreas.hansson@arm.comsystem.cpu0.itb.inst_misses 66347 # ITB inst misses 55410585Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 55510585Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 55610585Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 55710585Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 55810585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed 55910585Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 56010827Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva_asid 38373 # Number of times TLB was flushed by MVA & ASID 56110827Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_asid 1014 # Number of times TLB was flushed by ASID 56210827Sandreas.hansson@arm.comsystem.cpu0.itb.flush_entries 26379 # Number of entries that have been flushed from TLB 56310585Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 56410585Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 56510585Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 56610827Sandreas.hansson@arm.comsystem.cpu0.itb.perms_faults 196328 # Number of TLB faults due to permissions restrictions 56710585Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 56810585Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 56910827Sandreas.hansson@arm.comsystem.cpu0.itb.inst_accesses 239699264 # ITB inst accesses 57010827Sandreas.hansson@arm.comsystem.cpu0.itb.hits 239632917 # DTB hits 57110827Sandreas.hansson@arm.comsystem.cpu0.itb.misses 66347 # DTB misses 57210827Sandreas.hansson@arm.comsystem.cpu0.itb.accesses 239699264 # DTB accesses 57310827Sandreas.hansson@arm.comsystem.cpu0.numCycles 955623985 # number of cpu cycles simulated 57410585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 57510585Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 57610827Sandreas.hansson@arm.comsystem.cpu0.committedInsts 445844997 # Number of instructions committed 57710827Sandreas.hansson@arm.comsystem.cpu0.committedOps 524389125 # Number of ops (including micro ops) committed 57810827Sandreas.hansson@arm.comsystem.cpu0.discardedOps 43457031 # Number of ops (including micro ops) which were discarded before commit 57910827Sandreas.hansson@arm.comsystem.cpu0.numFetchSuspends 4220 # Number of times Execute suspended instruction fetching 58010827Sandreas.hansson@arm.comsystem.cpu0.quiesceCycles 93776986984 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 58110827Sandreas.hansson@arm.comsystem.cpu0.cpi 2.143400 # CPI: cycles per instruction 58210827Sandreas.hansson@arm.comsystem.cpu0.ipc 0.466549 # IPC: instructions per cycle 58310585Sandreas.hansson@arm.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 58410827Sandreas.hansson@arm.comsystem.cpu0.kern.inst.quiesce 13187 # number of quiesce instructions executed 58510827Sandreas.hansson@arm.comsystem.cpu0.tickCycles 717454138 # Number of cycles that the object actually ticked 58610827Sandreas.hansson@arm.comsystem.cpu0.idleCycles 238169847 # Total number of cycles that the object has spent stopped 58710827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.replacements 5506052 # number of replacements 58810827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tagsinuse 502.001203 # Cycle average of tags in use 58910827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.total_refs 155497940 # Total number of references to valid blocks. 59010827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.sampled_refs 5506563 # Sample count of references to valid blocks. 59110827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.avg_refs 28.238656 # Average number of references to valid blocks. 59210827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.warmup_cycle 5093256500 # Cycle when the warmup percentage was hit. 59310827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 502.001203 # Average occupied blocks per requestor 59410827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.980471 # Average percentage of cache occupancy 59510827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_percent::total 0.980471 # Average percentage of cache occupancy 59610726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id 59710827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 155 # Occupied blocks per task id 59810827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 331 # Occupied blocks per task id 59910827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 25 # Occupied blocks per task id 60010726Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id 60110827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.tag_accesses 330491760 # Number of tag accesses 60210827Sandreas.hansson@arm.comsystem.cpu0.dcache.tags.data_accesses 330491760 # Number of data accesses 60310827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 79543100 # number of ReadReq hits 60410827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_hits::total 79543100 # number of ReadReq hits 60510827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 71719508 # number of WriteReq hits 60610827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_hits::total 71719508 # number of WriteReq hits 60710827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 278613 # number of SoftPFReq hits 60810827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_hits::total 278613 # number of SoftPFReq hits 60910827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 256505 # number of WriteInvalidateReq hits 61010827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_hits::total 256505 # number of WriteInvalidateReq hits 61110827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1617523 # number of LoadLockedReq hits 61210827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 1617523 # number of LoadLockedReq hits 61310827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1589938 # number of StoreCondReq hits 61410827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 1589938 # number of StoreCondReq hits 61510827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 151262608 # number of demand (read+write) hits 61610827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_hits::total 151262608 # number of demand (read+write) hits 61710827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 151541221 # number of overall hits 61810827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_hits::total 151541221 # number of overall hits 61910827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 3339841 # number of ReadReq misses 62010827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_misses::total 3339841 # number of ReadReq misses 62110827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 2311852 # number of WriteReq misses 62210827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_misses::total 2311852 # number of WriteReq misses 62310827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 620748 # number of SoftPFReq misses 62410827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_misses::total 620748 # number of SoftPFReq misses 62510827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_misses::cpu0.data 822680 # number of WriteInvalidateReq misses 62610827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_misses::total 822680 # number of WriteInvalidateReq misses 62710827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 157499 # number of LoadLockedReq misses 62810827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 157499 # number of LoadLockedReq misses 62910827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 183638 # number of StoreCondReq misses 63010827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 183638 # number of StoreCondReq misses 63110827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 5651693 # number of demand (read+write) misses 63210827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_misses::total 5651693 # number of demand (read+write) misses 63310827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 6272441 # number of overall misses 63410827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_misses::total 6272441 # number of overall misses 63510827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 49670372012 # number of ReadReq miss cycles 63610827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::total 49670372012 # number of ReadReq miss cycles 63710827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 43497452544 # number of WriteReq miss cycles 63810827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::total 43497452544 # number of WriteReq miss cycles 63910827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu0.data 32835554230 # number of WriteInvalidateReq miss cycles 64010827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_miss_latency::total 32835554230 # number of WriteInvalidateReq miss cycles 64110827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2312206455 # number of LoadLockedReq miss cycles 64210827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 2312206455 # number of LoadLockedReq miss cycles 64310827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 3898320876 # number of StoreCondReq miss cycles 64410827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 3898320876 # number of StoreCondReq miss cycles 64510827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 3663000 # number of StoreCondFailReq miss cycles 64610827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 3663000 # number of StoreCondFailReq miss cycles 64710827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 93167824556 # number of demand (read+write) miss cycles 64810827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_latency::total 93167824556 # number of demand (read+write) miss cycles 64910827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 93167824556 # number of overall miss cycles 65010827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_latency::total 93167824556 # number of overall miss cycles 65110827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 82882941 # number of ReadReq accesses(hits+misses) 65210827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 82882941 # number of ReadReq accesses(hits+misses) 65310827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 74031360 # number of WriteReq accesses(hits+misses) 65410827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 74031360 # number of WriteReq accesses(hits+misses) 65510827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 899361 # number of SoftPFReq accesses(hits+misses) 65610827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::total 899361 # number of SoftPFReq accesses(hits+misses) 65710827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 1079185 # number of WriteInvalidateReq accesses(hits+misses) 65810827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_accesses::total 1079185 # number of WriteInvalidateReq accesses(hits+misses) 65910827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1775022 # number of LoadLockedReq accesses(hits+misses) 66010827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 1775022 # number of LoadLockedReq accesses(hits+misses) 66110827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1773576 # number of StoreCondReq accesses(hits+misses) 66210827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 1773576 # number of StoreCondReq accesses(hits+misses) 66310827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 156914301 # number of demand (read+write) accesses 66410827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_accesses::total 156914301 # number of demand (read+write) accesses 66510827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 157813662 # number of overall (read+write) accesses 66610827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_accesses::total 157813662 # number of overall (read+write) accesses 66710827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.040296 # miss rate for ReadReq accesses 66810827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.040296 # miss rate for ReadReq accesses 66910827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.031228 # miss rate for WriteReq accesses 67010827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.031228 # miss rate for WriteReq accesses 67110827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.690210 # miss rate for SoftPFReq accesses 67210827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.690210 # miss rate for SoftPFReq accesses 67310827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu0.data 0.762316 # miss rate for WriteInvalidateReq accesses 67410827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_miss_rate::total 0.762316 # miss rate for WriteInvalidateReq accesses 67510827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.088731 # miss rate for LoadLockedReq accesses 67610827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.088731 # miss rate for LoadLockedReq accesses 67710827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.103541 # miss rate for StoreCondReq accesses 67810827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.103541 # miss rate for StoreCondReq accesses 67910827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.036018 # miss rate for demand accesses 68010827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.036018 # miss rate for demand accesses 68110827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.039746 # miss rate for overall accesses 68210827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.039746 # miss rate for overall accesses 68310827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14872.076848 # average ReadReq miss latency 68410827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 14872.076848 # average ReadReq miss latency 68510827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 18814.981471 # average WriteReq miss latency 68610827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 18814.981471 # average WriteReq miss latency 68710827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu0.data 39912.911740 # average WriteInvalidateReq miss latency 68810827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::total 39912.911740 # average WriteInvalidateReq miss latency 68910827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14680.769116 # average LoadLockedReq miss latency 69010827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14680.769116 # average LoadLockedReq miss latency 69110827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 21228.290855 # average StoreCondReq miss latency 69210827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21228.290855 # average StoreCondReq miss latency 69310636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 69410585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 69510827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16484.940806 # average overall miss latency 69610827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::total 16484.940806 # average overall miss latency 69710827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 14853.519476 # average overall miss latency 69810827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::total 14853.519476 # average overall miss latency 69910585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 70010585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 70110585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 70210585Sandreas.hansson@arm.comsystem.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 70310585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 70410585Sandreas.hansson@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 70510585Sandreas.hansson@arm.comsystem.cpu0.dcache.fast_writes 0 # number of fast writes performed 70610585Sandreas.hansson@arm.comsystem.cpu0.dcache.cache_copies 0 # number of cache copies performed 70710827Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::writebacks 3760610 # number of writebacks 70810827Sandreas.hansson@arm.comsystem.cpu0.dcache.writebacks::total 3760610 # number of writebacks 70910827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 413115 # number of ReadReq MSHR hits 71010827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 413115 # number of ReadReq MSHR hits 71110827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 966709 # number of WriteReq MSHR hits 71210827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 966709 # number of WriteReq MSHR hits 71310827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_hits::cpu0.data 96 # number of WriteInvalidateReq MSHR hits 71410827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_hits::total 96 # number of WriteInvalidateReq MSHR hits 71510827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 42490 # number of LoadLockedReq MSHR hits 71610827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 42490 # number of LoadLockedReq MSHR hits 71710827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data 52 # number of StoreCondReq MSHR hits 71810827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_hits::total 52 # number of StoreCondReq MSHR hits 71910827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 1379824 # number of demand (read+write) MSHR hits 72010827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_hits::total 1379824 # number of demand (read+write) MSHR hits 72110827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 1379824 # number of overall MSHR hits 72210827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_hits::total 1379824 # number of overall MSHR hits 72310827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 2926726 # number of ReadReq MSHR misses 72410827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 2926726 # number of ReadReq MSHR misses 72510827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1345143 # number of WriteReq MSHR misses 72610827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 1345143 # number of WriteReq MSHR misses 72710827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 614981 # number of SoftPFReq MSHR misses 72810827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::total 614981 # number of SoftPFReq MSHR misses 72910827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu0.data 822584 # number of WriteInvalidateReq MSHR misses 73010827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_misses::total 822584 # number of WriteInvalidateReq MSHR misses 73110827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 115009 # number of LoadLockedReq MSHR misses 73210827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 115009 # number of LoadLockedReq MSHR misses 73310827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 183586 # number of StoreCondReq MSHR misses 73410827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 183586 # number of StoreCondReq MSHR misses 73510827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 4271869 # number of demand (read+write) MSHR misses 73610827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_misses::total 4271869 # number of demand (read+write) MSHR misses 73710827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 4886850 # number of overall MSHR misses 73810827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_misses::total 4886850 # number of overall MSHR misses 73910827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 33259 # number of ReadReq MSHR uncacheable 74010827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 33259 # number of ReadReq MSHR uncacheable 74110827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 33163 # number of WriteReq MSHR uncacheable 74210827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 33163 # number of WriteReq MSHR uncacheable 74310827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 66422 # number of overall MSHR uncacheable misses 74410827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 66422 # number of overall MSHR uncacheable misses 74510827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 37662767131 # number of ReadReq MSHR miss cycles 74610827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 37662767131 # number of ReadReq MSHR miss cycles 74710827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 23537156289 # number of WriteReq MSHR miss cycles 74810827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 23537156289 # number of WriteReq MSHR miss cycles 74910827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 13208319439 # number of SoftPFReq MSHR miss cycles 75010827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 13208319439 # number of SoftPFReq MSHR miss cycles 75110827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 31592370271 # number of WriteInvalidateReq MSHR miss cycles 75210827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 31592370271 # number of WriteInvalidateReq MSHR miss cycles 75310827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1454810141 # number of LoadLockedReq MSHR miss cycles 75410827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1454810141 # number of LoadLockedReq MSHR miss cycles 75510827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3611856094 # number of StoreCondReq MSHR miss cycles 75610827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3611856094 # number of StoreCondReq MSHR miss cycles 75710827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 3160000 # number of StoreCondFailReq MSHR miss cycles 75810827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 3160000 # number of StoreCondFailReq MSHR miss cycles 75910827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 61199923420 # number of demand (read+write) MSHR miss cycles 76010827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 61199923420 # number of demand (read+write) MSHR miss cycles 76110827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 74408242859 # number of overall MSHR miss cycles 76210827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 74408242859 # number of overall MSHR miss cycles 76310827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 5916157251 # number of ReadReq MSHR uncacheable cycles 76410827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5916157251 # number of ReadReq MSHR uncacheable cycles 76510827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 5692664250 # number of WriteReq MSHR uncacheable cycles 76610827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5692664250 # number of WriteReq MSHR uncacheable cycles 76710827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 11608821501 # number of overall MSHR uncacheable cycles 76810827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 11608821501 # number of overall MSHR uncacheable cycles 76910827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.035312 # mshr miss rate for ReadReq accesses 77010827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.035312 # mshr miss rate for ReadReq accesses 77110827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.018170 # mshr miss rate for WriteReq accesses 77210827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018170 # mshr miss rate for WriteReq accesses 77310827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.683798 # mshr miss rate for SoftPFReq accesses 77410827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.683798 # mshr miss rate for SoftPFReq accesses 77510827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.762227 # mshr miss rate for WriteInvalidateReq accesses 77610827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.762227 # mshr miss rate for WriteInvalidateReq accesses 77710827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.064793 # mshr miss rate for LoadLockedReq accesses 77810827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.064793 # mshr miss rate for LoadLockedReq accesses 77910827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.103512 # mshr miss rate for StoreCondReq accesses 78010827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.103512 # mshr miss rate for StoreCondReq accesses 78110827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.027224 # mshr miss rate for demand accesses 78210827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.027224 # mshr miss rate for demand accesses 78310827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.030966 # mshr miss rate for overall accesses 78410827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.030966 # mshr miss rate for overall accesses 78510827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12868.566149 # average ReadReq mshr miss latency 78610827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12868.566149 # average ReadReq mshr miss latency 78710827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 17497.884083 # average WriteReq mshr miss latency 78810827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17497.884083 # average WriteReq mshr miss latency 78910827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 21477.605713 # average SoftPFReq mshr miss latency 79010827Sandreas.hansson@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 21477.605713 # average SoftPFReq mshr miss latency 79110827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 38406.254280 # average WriteInvalidateReq mshr miss latency 79210827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 38406.254280 # average WriteInvalidateReq mshr miss latency 79310827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12649.533002 # average LoadLockedReq mshr miss latency 79410827Sandreas.hansson@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12649.533002 # average LoadLockedReq mshr miss latency 79510827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 19673.919003 # average StoreCondReq mshr miss latency 79610827Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19673.919003 # average StoreCondReq mshr miss latency 79710636Snilay@cs.wisc.edusystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 79810585Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 79910827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14326.264083 # average overall mshr miss latency 80010827Sandreas.hansson@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 14326.264083 # average overall mshr miss latency 80110827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15226.217882 # average overall mshr miss latency 80210827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 15226.217882 # average overall mshr miss latency 80310827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 177881.393036 # average ReadReq mshr uncacheable latency 80410827Sandreas.hansson@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177881.393036 # average ReadReq mshr uncacheable latency 80510827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 171657.095257 # average WriteReq mshr uncacheable latency 80610827Sandreas.hansson@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 171657.095257 # average WriteReq mshr uncacheable latency 80710827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 174773.742149 # average overall mshr uncacheable latency 80810827Sandreas.hansson@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 174773.742149 # average overall mshr uncacheable latency 80910585Sandreas.hansson@arm.comsystem.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 81010827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.replacements 9994306 # number of replacements 81110827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tagsinuse 511.930109 # Cycle average of tags in use 81210827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.total_refs 229434949 # Total number of references to valid blocks. 81310827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.sampled_refs 9994818 # Sample count of references to valid blocks. 81410827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.avg_refs 22.955390 # Average number of references to valid blocks. 81510827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.warmup_cycle 24035147250 # Cycle when the warmup percentage was hit. 81610827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.930109 # Average occupied blocks per requestor 81710827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999863 # Average percentage of cache occupancy 81810827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999863 # Average percentage of cache occupancy 81910585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 82010827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id 82110827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 175 # Occupied blocks per task id 82210827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::2 254 # Occupied blocks per task id 82310585Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 82410827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.tag_accesses 488854379 # Number of tag accesses 82510827Sandreas.hansson@arm.comsystem.cpu0.icache.tags.data_accesses 488854379 # Number of data accesses 82610827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 229434949 # number of ReadReq hits 82710827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_hits::total 229434949 # number of ReadReq hits 82810827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 229434949 # number of demand (read+write) hits 82910827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_hits::total 229434949 # number of demand (read+write) hits 83010827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 229434949 # number of overall hits 83110827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_hits::total 229434949 # number of overall hits 83210827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 9994827 # number of ReadReq misses 83310827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_misses::total 9994827 # number of ReadReq misses 83410827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 9994827 # number of demand (read+write) misses 83510827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_misses::total 9994827 # number of demand (read+write) misses 83610827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 9994827 # number of overall misses 83710827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_misses::total 9994827 # number of overall misses 83810827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 98560798487 # number of ReadReq miss cycles 83910827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_latency::total 98560798487 # number of ReadReq miss cycles 84010827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 98560798487 # number of demand (read+write) miss cycles 84110827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_latency::total 98560798487 # number of demand (read+write) miss cycles 84210827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 98560798487 # number of overall miss cycles 84310827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_latency::total 98560798487 # number of overall miss cycles 84410827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 239429776 # number of ReadReq accesses(hits+misses) 84510827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_accesses::total 239429776 # number of ReadReq accesses(hits+misses) 84610827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 239429776 # number of demand (read+write) accesses 84710827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_accesses::total 239429776 # number of demand (read+write) accesses 84810827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 239429776 # number of overall (read+write) accesses 84910827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_accesses::total 239429776 # number of overall (read+write) accesses 85010827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.041744 # miss rate for ReadReq accesses 85110827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.041744 # miss rate for ReadReq accesses 85210827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.041744 # miss rate for demand accesses 85310827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.041744 # miss rate for demand accesses 85410827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.041744 # miss rate for overall accesses 85510827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.041744 # miss rate for overall accesses 85610827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 9861.181038 # average ReadReq miss latency 85710827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 9861.181038 # average ReadReq miss latency 85810827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 9861.181038 # average overall miss latency 85910827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_miss_latency::total 9861.181038 # average overall miss latency 86010827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 9861.181038 # average overall miss latency 86110827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_miss_latency::total 9861.181038 # average overall miss latency 86210585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 86310585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 86410585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 86510585Sandreas.hansson@arm.comsystem.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 86610585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 86710585Sandreas.hansson@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 86810585Sandreas.hansson@arm.comsystem.cpu0.icache.fast_writes 0 # number of fast writes performed 86910585Sandreas.hansson@arm.comsystem.cpu0.icache.cache_copies 0 # number of cache copies performed 87010827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 9994827 # number of ReadReq MSHR misses 87110827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::total 9994827 # number of ReadReq MSHR misses 87210827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 9994827 # number of demand (read+write) MSHR misses 87310827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_misses::total 9994827 # number of demand (read+write) MSHR misses 87410827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 9994827 # number of overall MSHR misses 87510827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_misses::total 9994827 # number of overall MSHR misses 87610827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 52307 # number of ReadReq MSHR uncacheable 87710827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::total 52307 # number of ReadReq MSHR uncacheable 87810827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 52307 # number of overall MSHR uncacheable misses 87910827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::total 52307 # number of overall MSHR uncacheable misses 88010827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 88537189453 # number of ReadReq MSHR miss cycles 88110827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 88537189453 # number of ReadReq MSHR miss cycles 88210827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 88537189453 # number of demand (read+write) MSHR miss cycles 88310827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::total 88537189453 # number of demand (read+write) MSHR miss cycles 88410827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 88537189453 # number of overall MSHR miss cycles 88510827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::total 88537189453 # number of overall MSHR miss cycles 88610726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4833897250 # number of ReadReq MSHR uncacheable cycles 88710726Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 4833897250 # number of ReadReq MSHR uncacheable cycles 88810726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 4833897250 # number of overall MSHR uncacheable cycles 88910726Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 4833897250 # number of overall MSHR uncacheable cycles 89010827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.041744 # mshr miss rate for ReadReq accesses 89110827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.041744 # mshr miss rate for ReadReq accesses 89210827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.041744 # mshr miss rate for demand accesses 89310827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.041744 # mshr miss rate for demand accesses 89410827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.041744 # mshr miss rate for overall accesses 89510827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.041744 # mshr miss rate for overall accesses 89610827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 8858.301345 # average ReadReq mshr miss latency 89710827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 8858.301345 # average ReadReq mshr miss latency 89810827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 8858.301345 # average overall mshr miss latency 89910827Sandreas.hansson@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 8858.301345 # average overall mshr miss latency 90010827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 8858.301345 # average overall mshr miss latency 90110827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 8858.301345 # average overall mshr miss latency 90210827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 92413.964670 # average ReadReq mshr uncacheable latency 90310827Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 92413.964670 # average ReadReq mshr uncacheable latency 90410827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 92413.964670 # average overall mshr uncacheable latency 90510827Sandreas.hansson@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 92413.964670 # average overall mshr uncacheable latency 90610585Sandreas.hansson@arm.comsystem.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 90710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 7230073 # number of hwpf issued 90810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfIdentified 7233896 # number of prefetch candidates identified 90910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 3309 # number of redundant prefetches already in prefetch queue 91010628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 91110628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 91210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 950560 # number of prefetches not generated due to page crossing 91310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.replacements 2661651 # number of replacements 91410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tagsinuse 16101.576152 # Cycle average of tags in use 91510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.total_refs 15630806 # Total number of references to valid blocks. 91610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.sampled_refs 2677359 # Sample count of references to valid blocks. 91710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.avg_refs 5.838143 # Average number of references to valid blocks. 91810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 5822133500 # Cycle when the warmup percentage was hit. 91910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 5793.980406 # Average occupied blocks per requestor 92010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 73.792044 # Average occupied blocks per requestor 92110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 73.619480 # Average occupied blocks per requestor 92210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.inst 5777.684117 # Average occupied blocks per requestor 92310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.data 3504.905506 # Average occupied blocks per requestor 92410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 877.594600 # Average occupied blocks per requestor 92510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.353636 # Average percentage of cache occupancy 92610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.004504 # Average percentage of cache occupancy 92710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.004493 # Average percentage of cache occupancy 92810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.352642 # Average percentage of cache occupancy 92910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.data 0.213922 # Average percentage of cache occupancy 93010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.053564 # Average percentage of cache occupancy 93110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_percent::total 0.982762 # Average percentage of cache occupancy 93210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 1351 # Occupied blocks per task id 93310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 92 # Occupied blocks per task id 93410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 14265 # Occupied blocks per task id 93510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::1 52 # Occupied blocks per task id 93610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 263 # Occupied blocks per task id 93710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 985 # Occupied blocks per task id 93810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 51 # Occupied blocks per task id 93910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::1 3 # Occupied blocks per task id 94010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 56 # Occupied blocks per task id 94110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 31 # Occupied blocks per task id 94210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 2 # Occupied blocks per task id 94310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id 94410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 705 # Occupied blocks per task id 94510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 5210 # Occupied blocks per task id 94610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7781 # Occupied blocks per task id 94710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 446 # Occupied blocks per task id 94810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.082458 # Percentage of cache occupancy per task id 94910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.005615 # Percentage of cache occupancy per task id 95010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.870667 # Percentage of cache occupancy per task id 95110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.tag_accesses 331999507 # Number of tag accesses 95210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.tags.data_accesses 331999507 # Number of data accesses 95310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 494334 # number of ReadReq hits 95410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 160804 # number of ReadReq hits 95510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.inst 9208783 # number of ReadReq hits 95610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.data 2710357 # number of ReadReq hits 95710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_hits::total 12574278 # number of ReadReq hits 95810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_hits::writebacks 3760607 # number of Writeback hits 95910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_hits::total 3760607 # number of Writeback hits 96010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_hits::cpu0.data 232072 # number of WriteInvalidateReq hits 96110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_hits::total 232072 # number of WriteInvalidateReq hits 96210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 101378 # number of UpgradeReq hits 96310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::total 101378 # number of UpgradeReq hits 96410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 33994 # number of SCUpgradeReq hits 96510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_hits::total 33994 # number of SCUpgradeReq hits 96610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 863447 # number of ReadExReq hits 96710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_hits::total 863447 # number of ReadExReq hits 96810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 494334 # number of demand (read+write) hits 96910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 160804 # number of demand (read+write) hits 97010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 9208783 # number of demand (read+write) hits 97110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.data 3573804 # number of demand (read+write) hits 97210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_hits::total 13437725 # number of demand (read+write) hits 97310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 494334 # number of overall hits 97410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 160804 # number of overall hits 97510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 9208783 # number of overall hits 97610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.data 3573804 # number of overall hits 97710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_hits::total 13437725 # number of overall hits 97810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 10659 # number of ReadReq misses 97910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 7834 # number of ReadReq misses 98010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.inst 786043 # number of ReadReq misses 98110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.data 946030 # number of ReadReq misses 98210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_misses::total 1750566 # number of ReadReq misses 98310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_misses::writebacks 2 # number of Writeback misses 98410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_misses::total 2 # number of Writeback misses 98510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_misses::cpu0.data 588987 # number of WriteInvalidateReq misses 98610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_misses::total 588987 # number of WriteInvalidateReq misses 98710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 124560 # number of UpgradeReq misses 98810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::total 124560 # number of UpgradeReq misses 98910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 149586 # number of SCUpgradeReq misses 99010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 149586 # number of SCUpgradeReq misses 99110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 6 # number of SCUpgradeFailReq misses 99210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 6 # number of SCUpgradeFailReq misses 99310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 267892 # number of ReadExReq misses 99410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_misses::total 267892 # number of ReadExReq misses 99510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 10659 # number of demand (read+write) misses 99610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 7834 # number of demand (read+write) misses 99710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 786043 # number of demand (read+write) misses 99810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.data 1213922 # number of demand (read+write) misses 99910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_misses::total 2018458 # number of demand (read+write) misses 100010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 10659 # number of overall misses 100110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 7834 # number of overall misses 100210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 786043 # number of overall misses 100310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.data 1213922 # number of overall misses 100410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_misses::total 2018458 # number of overall misses 100510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 318928487 # number of ReadReq miss cycles 100610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 253391761 # number of ReadReq miss cycles 100710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 23635812248 # number of ReadReq miss cycles 100810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 30920172081 # number of ReadReq miss cycles 100910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::total 55128304577 # number of ReadReq miss cycles 101010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_miss_latency::cpu0.data 210558524 # number of WriteInvalidateReq miss cycles 101110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_miss_latency::total 210558524 # number of WriteInvalidateReq miss cycles 101210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 2759900095 # number of UpgradeReq miss cycles 101310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::total 2759900095 # number of UpgradeReq miss cycles 101410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 3121911280 # number of SCUpgradeReq miss cycles 101510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 3121911280 # number of SCUpgradeReq miss cycles 101610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 3089998 # number of SCUpgradeFailReq miss cycles 101710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 3089998 # number of SCUpgradeFailReq miss cycles 101810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 12386704821 # number of ReadExReq miss cycles 101910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::total 12386704821 # number of ReadExReq miss cycles 102010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 318928487 # number of demand (read+write) miss cycles 102110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 253391761 # number of demand (read+write) miss cycles 102210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 23635812248 # number of demand (read+write) miss cycles 102310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.data 43306876902 # number of demand (read+write) miss cycles 102410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_latency::total 67515009398 # number of demand (read+write) miss cycles 102510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 318928487 # number of overall miss cycles 102610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 253391761 # number of overall miss cycles 102710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 23635812248 # number of overall miss cycles 102810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.data 43306876902 # number of overall miss cycles 102910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_latency::total 67515009398 # number of overall miss cycles 103010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 504993 # number of ReadReq accesses(hits+misses) 103110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 168638 # number of ReadReq accesses(hits+misses) 103210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.inst 9994826 # number of ReadReq accesses(hits+misses) 103310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.data 3656387 # number of ReadReq accesses(hits+misses) 103410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_accesses::total 14324844 # number of ReadReq accesses(hits+misses) 103510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_accesses::writebacks 3760609 # number of Writeback accesses(hits+misses) 103610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_accesses::total 3760609 # number of Writeback accesses(hits+misses) 103710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_accesses::cpu0.data 821059 # number of WriteInvalidateReq accesses(hits+misses) 103810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_accesses::total 821059 # number of WriteInvalidateReq accesses(hits+misses) 103910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 225938 # number of UpgradeReq accesses(hits+misses) 104010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 225938 # number of UpgradeReq accesses(hits+misses) 104110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 183580 # number of SCUpgradeReq accesses(hits+misses) 104210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 183580 # number of SCUpgradeReq accesses(hits+misses) 104310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 6 # number of SCUpgradeFailReq accesses(hits+misses) 104410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 6 # number of SCUpgradeFailReq accesses(hits+misses) 104510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1131339 # number of ReadExReq accesses(hits+misses) 104610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::total 1131339 # number of ReadExReq accesses(hits+misses) 104710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 504993 # number of demand (read+write) accesses 104810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 168638 # number of demand (read+write) accesses 104910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 9994826 # number of demand (read+write) accesses 105010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 4787726 # number of demand (read+write) accesses 105110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_accesses::total 15456183 # number of demand (read+write) accesses 105210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 504993 # number of overall (read+write) accesses 105310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 168638 # number of overall (read+write) accesses 105410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 9994826 # number of overall (read+write) accesses 105510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 4787726 # number of overall (read+write) accesses 105610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_accesses::total 15456183 # number of overall (read+write) accesses 105710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.021107 # miss rate for ReadReq accesses 105810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.046455 # miss rate for ReadReq accesses 105910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.078645 # miss rate for ReadReq accesses 106010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.258734 # miss rate for ReadReq accesses 106110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.122205 # miss rate for ReadReq accesses 106210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_miss_rate::writebacks 0.000001 # miss rate for Writeback accesses 106310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_miss_rate::total 0.000001 # miss rate for Writeback accesses 106410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_miss_rate::cpu0.data 0.717350 # miss rate for WriteInvalidateReq accesses 106510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_miss_rate::total 0.717350 # miss rate for WriteInvalidateReq accesses 106610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.551302 # miss rate for UpgradeReq accesses 106710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.551302 # miss rate for UpgradeReq accesses 106810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.814827 # miss rate for SCUpgradeReq accesses 106910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.814827 # miss rate for SCUpgradeReq accesses 107010636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 107110585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 107210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.236792 # miss rate for ReadExReq accesses 107310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.236792 # miss rate for ReadExReq accesses 107410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.021107 # miss rate for demand accesses 107510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.046455 # miss rate for demand accesses 107610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.078645 # miss rate for demand accesses 107710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.253549 # miss rate for demand accesses 107810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_miss_rate::total 0.130592 # miss rate for demand accesses 107910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.021107 # miss rate for overall accesses 108010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.046455 # miss rate for overall accesses 108110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.078645 # miss rate for overall accesses 108210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.253549 # miss rate for overall accesses 108310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_miss_rate::total 0.130592 # miss rate for overall accesses 108410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 29921.051412 # average ReadReq miss latency 108510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 32345.131606 # average ReadReq miss latency 108610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 30069.362933 # average ReadReq miss latency 108710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 32684.134838 # average ReadReq miss latency 108810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 31491.703013 # average ReadReq miss latency 108910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_avg_miss_latency::cpu0.data 357.492651 # average WriteInvalidateReq miss latency 109010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_avg_miss_latency::total 357.492651 # average WriteInvalidateReq miss latency 109110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 22157.194083 # average UpgradeReq miss latency 109210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 22157.194083 # average UpgradeReq miss latency 109310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20870.344016 # average SCUpgradeReq miss latency 109410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20870.344016 # average SCUpgradeReq miss latency 109510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 514999.666667 # average SCUpgradeFailReq miss latency 109610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 514999.666667 # average SCUpgradeFailReq miss latency 109710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 46237.680935 # average ReadExReq miss latency 109810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 46237.680935 # average ReadExReq miss latency 109910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 29921.051412 # average overall miss latency 110010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 32345.131606 # average overall miss latency 110110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 30069.362933 # average overall miss latency 110210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 35675.172624 # average overall miss latency 110310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::total 33448.805671 # average overall miss latency 110410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 29921.051412 # average overall miss latency 110510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 32345.131606 # average overall miss latency 110610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 30069.362933 # average overall miss latency 110710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 35675.172624 # average overall miss latency 110810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::total 33448.805671 # average overall miss latency 110910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 111010585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 111110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 111210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 111310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 111410585Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 111510585Sandreas.hansson@arm.comsystem.cpu0.l2cache.fast_writes 0 # number of fast writes performed 111610585Sandreas.hansson@arm.comsystem.cpu0.l2cache.cache_copies 0 # number of cache copies performed 111710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::writebacks 1339072 # number of writebacks 111810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.writebacks::total 1339072 # number of writebacks 111910765Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 6 # number of ReadReq MSHR hits 112010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 981 # number of ReadReq MSHR hits 112110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::total 987 # number of ReadReq MSHR hits 112210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_hits::cpu0.data 31 # number of WriteInvalidateReq MSHR hits 112310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_hits::total 31 # number of WriteInvalidateReq MSHR hits 112410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 6237 # number of ReadExReq MSHR hits 112510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::total 6237 # number of ReadExReq MSHR hits 112610765Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.inst 6 # number of demand (read+write) MSHR hits 112710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 7218 # number of demand (read+write) MSHR hits 112810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_hits::total 7224 # number of demand (read+write) MSHR hits 112910765Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.inst 6 # number of overall MSHR hits 113010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 7218 # number of overall MSHR hits 113110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_hits::total 7224 # number of overall MSHR hits 113210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 10659 # number of ReadReq MSHR misses 113310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 7834 # number of ReadReq MSHR misses 113410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 786037 # number of ReadReq MSHR misses 113510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 945049 # number of ReadReq MSHR misses 113610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::total 1749579 # number of ReadReq MSHR misses 113710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_misses::writebacks 2 # number of Writeback MSHR misses 113810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_misses::total 2 # number of Writeback MSHR misses 113910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 685342 # number of HardPFReq MSHR misses 114010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::total 685342 # number of HardPFReq MSHR misses 114110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_misses::cpu0.data 588956 # number of WriteInvalidateReq MSHR misses 114210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_misses::total 588956 # number of WriteInvalidateReq MSHR misses 114310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 124560 # number of UpgradeReq MSHR misses 114410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 124560 # number of UpgradeReq MSHR misses 114510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 149586 # number of SCUpgradeReq MSHR misses 114610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 149586 # number of SCUpgradeReq MSHR misses 114710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 6 # number of SCUpgradeFailReq MSHR misses 114810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 6 # number of SCUpgradeFailReq MSHR misses 114910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 261655 # number of ReadExReq MSHR misses 115010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::total 261655 # number of ReadExReq MSHR misses 115110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 10659 # number of demand (read+write) MSHR misses 115210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 7834 # number of demand (read+write) MSHR misses 115310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 786037 # number of demand (read+write) MSHR misses 115410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1206704 # number of demand (read+write) MSHR misses 115510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_misses::total 2011234 # number of demand (read+write) MSHR misses 115610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 10659 # number of overall MSHR misses 115710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 7834 # number of overall MSHR misses 115810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 786037 # number of overall MSHR misses 115910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1206704 # number of overall MSHR misses 116010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 685342 # number of overall MSHR misses 116110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_misses::total 2696576 # number of overall MSHR misses 116210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 52307 # number of ReadReq MSHR uncacheable 116310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 33259 # number of ReadReq MSHR uncacheable 116410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::total 85566 # number of ReadReq MSHR uncacheable 116510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 33163 # number of WriteReq MSHR uncacheable 116610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::total 33163 # number of WriteReq MSHR uncacheable 116710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 52307 # number of overall MSHR uncacheable misses 116810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 66422 # number of overall MSHR uncacheable misses 116910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::total 118729 # number of overall MSHR uncacheable misses 117010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 249336497 # number of ReadReq MSHR miss cycles 117110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 202183759 # number of ReadReq MSHR miss cycles 117210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 18500486252 # number of ReadReq MSHR miss cycles 117310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 24637742155 # number of ReadReq MSHR miss cycles 117410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 43589748663 # number of ReadReq MSHR miss cycles 117510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 26923200622 # number of HardPFReq MSHR miss cycles 117610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 26923200622 # number of HardPFReq MSHR miss cycles 117710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 25292544478 # number of WriteInvalidateReq MSHR miss cycles 117810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::total 25292544478 # number of WriteInvalidateReq MSHR miss cycles 117910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 2524783016 # number of UpgradeReq MSHR miss cycles 118010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 2524783016 # number of UpgradeReq MSHR miss cycles 118110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 2234342769 # number of SCUpgradeReq MSHR miss cycles 118210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 2234342769 # number of SCUpgradeReq MSHR miss cycles 118310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 2647998 # number of SCUpgradeFailReq MSHR miss cycles 118410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2647998 # number of SCUpgradeFailReq MSHR miss cycles 118510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 9878225571 # number of ReadExReq MSHR miss cycles 118610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 9878225571 # number of ReadExReq MSHR miss cycles 118710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 249336497 # number of demand (read+write) MSHR miss cycles 118810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 202183759 # number of demand (read+write) MSHR miss cycles 118910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 18500486252 # number of demand (read+write) MSHR miss cycles 119010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 34515967726 # number of demand (read+write) MSHR miss cycles 119110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::total 53467974234 # number of demand (read+write) MSHR miss cycles 119210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 249336497 # number of overall MSHR miss cycles 119310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 202183759 # number of overall MSHR miss cycles 119410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 18500486252 # number of overall MSHR miss cycles 119510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 34515967726 # number of overall MSHR miss cycles 119610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 26923200622 # number of overall MSHR miss cycles 119710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::total 80391174856 # number of overall MSHR miss cycles 119810726Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 4391070750 # number of ReadReq MSHR uncacheable cycles 119910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 5650020250 # number of ReadReq MSHR uncacheable cycles 120010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 10041091000 # number of ReadReq MSHR uncacheable cycles 120110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 5443925500 # number of WriteReq MSHR uncacheable cycles 120210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 5443925500 # number of WriteReq MSHR uncacheable cycles 120310726Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 4391070750 # number of overall MSHR uncacheable cycles 120410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 11093945750 # number of overall MSHR uncacheable cycles 120510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 15485016500 # number of overall MSHR uncacheable cycles 120610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.021107 # mshr miss rate for ReadReq accesses 120710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.046455 # mshr miss rate for ReadReq accesses 120810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.078644 # mshr miss rate for ReadReq accesses 120910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.258465 # mshr miss rate for ReadReq accesses 121010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.122136 # mshr miss rate for ReadReq accesses 121110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_miss_rate::writebacks 0.000001 # mshr miss rate for Writeback accesses 121210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.Writeback_mshr_miss_rate::total 0.000001 # mshr miss rate for Writeback accesses 121310585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 121410585Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 121510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.717313 # mshr miss rate for WriteInvalidateReq accesses 121610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.717313 # mshr miss rate for WriteInvalidateReq accesses 121710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.551302 # mshr miss rate for UpgradeReq accesses 121810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.551302 # mshr miss rate for UpgradeReq accesses 121910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.814827 # mshr miss rate for SCUpgradeReq accesses 122010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.814827 # mshr miss rate for SCUpgradeReq accesses 122110636Snilay@cs.wisc.edusystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 122210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 122310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.231279 # mshr miss rate for ReadExReq accesses 122410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.231279 # mshr miss rate for ReadExReq accesses 122510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.021107 # mshr miss rate for demand accesses 122610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.046455 # mshr miss rate for demand accesses 122710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.078644 # mshr miss rate for demand accesses 122810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.252041 # mshr miss rate for demand accesses 122910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.130125 # mshr miss rate for demand accesses 123010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.021107 # mshr miss rate for overall accesses 123110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.046455 # mshr miss rate for overall accesses 123210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.078644 # mshr miss rate for overall accesses 123310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.252041 # mshr miss rate for overall accesses 123410585Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 123510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.174466 # mshr miss rate for overall accesses 123610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 23392.109673 # average ReadReq mshr miss latency 123710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 25808.496171 # average ReadReq mshr miss latency 123810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 23536.406368 # average ReadReq mshr miss latency 123910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 26070.333025 # average ReadReq mshr miss latency 124010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 24914.421505 # average ReadReq mshr miss latency 124110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 39284.329024 # average HardPFReq mshr miss latency 124210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 39284.329024 # average HardPFReq mshr miss latency 124310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 42944.709754 # average WriteInvalidateReq mshr miss latency 124410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 42944.709754 # average WriteInvalidateReq mshr miss latency 124510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20269.613166 # average UpgradeReq mshr miss latency 124610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20269.613166 # average UpgradeReq mshr miss latency 124710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 14936.844150 # average SCUpgradeReq mshr miss latency 124810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14936.844150 # average SCUpgradeReq mshr miss latency 124910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 441333 # average SCUpgradeFailReq mshr miss latency 125010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 441333 # average SCUpgradeFailReq mshr miss latency 125110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 37752.863775 # average ReadExReq mshr miss latency 125210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 37752.863775 # average ReadExReq mshr miss latency 125310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 23392.109673 # average overall mshr miss latency 125410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 25808.496171 # average overall mshr miss latency 125510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 23536.406368 # average overall mshr miss latency 125610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 28603.508173 # average overall mshr miss latency 125710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 26584.661076 # average overall mshr miss latency 125810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 23392.109673 # average overall mshr miss latency 125910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 25808.496171 # average overall mshr miss latency 126010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 23536.406368 # average overall mshr miss latency 126110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 28603.508173 # average overall mshr miss latency 126210827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 39284.329024 # average overall mshr miss latency 126310827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 29812.315639 # average overall mshr miss latency 126410827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 83948.051886 # average ReadReq mshr uncacheable latency 126510827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 169879.438648 # average ReadReq mshr uncacheable latency 126610827Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 117349.075567 # average ReadReq mshr uncacheable latency 126710827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 164156.605253 # average WriteReq mshr uncacheable latency 126810827Sandreas.hansson@arm.comsystem.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 164156.605253 # average WriteReq mshr uncacheable latency 126910827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 83948.051886 # average overall mshr uncacheable latency 127010827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 167022.157568 # average overall mshr uncacheable latency 127110827Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 130423.203261 # average overall mshr uncacheable latency 127210585Sandreas.hansson@arm.comsystem.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 127310827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 16764997 # Transaction distribution 127410827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 14635279 # Transaction distribution 127510827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 38250 # Transaction distribution 127610827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 33163 # Transaction distribution 127710827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::Writeback 3760609 # Transaction distribution 127810827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::HardPFReq 997781 # Transaction distribution 127910827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 1159753 # Transaction distribution 128010827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteInvalidateResp 821059 # Transaction distribution 128110827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 475624 # Transaction distribution 128210827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 336764 # Transaction distribution 128310827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 482191 # Transaction distribution 128410827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 63 # Transaction distribution 128510827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution 128610827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 1257493 # Transaction distribution 128710827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 1141567 # Transaction distribution 128810827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 20094267 # Packet count per connected master and slave (bytes) 128910827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 16118866 # Packet count per connected master and slave (bytes) 129010827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 366766 # Packet count per connected master and slave (bytes) 129110827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1099589 # Packet count per connected master and slave (bytes) 129210827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_count::total 37679488 # Packet count per connected master and slave (bytes) 129310827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 643016512 # Cumulative packet size per connected master and slave (bytes) 129410827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 607271415 # Cumulative packet size per connected master and slave (bytes) 129510827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1349104 # Cumulative packet size per connected master and slave (bytes) 129610827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 4039944 # Cumulative packet size per connected master and slave (bytes) 129710827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.pkt_size::total 1255676975 # Cumulative packet size per connected master and slave (bytes) 129810827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoops 4414025 # Total snoops (count) 129910827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::samples 24791334 # Request fanout histogram 130010827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::mean 1.197604 # Request fanout histogram 130110827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.398192 # Request fanout histogram 130210585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 130310585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 130410827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::1 19892474 80.24% 80.24% # Request fanout histogram 130510827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::2 4898860 19.76% 100.00% # Request fanout histogram 130610585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 130710827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 130810827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 130910827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::total 24791334 # Request fanout histogram 131010827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.occupancy 14940946397 # Layer occupancy (ticks) 131110585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 131210827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.occupancy 210442490 # Layer occupancy (ticks) 131310585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 131410827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.occupancy 15097277267 # Layer occupancy (ticks) 131510585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 131610827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.occupancy 7911607131 # Layer occupancy (ticks) 131710585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 131810827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.occupancy 198319454 # Layer occupancy (ticks) 131910585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 132010827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.occupancy 594828175 # Layer occupancy (ticks) 132110585Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 132210827Sandreas.hansson@arm.comsystem.cpu1.branchPred.lookups 123549187 # Number of BP lookups 132310827Sandreas.hansson@arm.comsystem.cpu1.branchPred.condPredicted 87841692 # Number of conditional branches predicted 132410827Sandreas.hansson@arm.comsystem.cpu1.branchPred.condIncorrect 5708078 # Number of conditional branches incorrect 132510827Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBLookups 93157119 # Number of BTB lookups 132610827Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHits 67436708 # Number of BTB hits 132710585Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 132810827Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBHitPct 72.390289 # BTB Hit Percentage 132910827Sandreas.hansson@arm.comsystem.cpu1.branchPred.usedRAS 14460012 # Number of times the RAS was used to get a target. 133010827Sandreas.hansson@arm.comsystem.cpu1.branchPred.RASInCorrect 934859 # Number of incorrect RAS predictions. 133110628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 133210628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 133310628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 133410628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 133510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 133610628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 133710628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 133810628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 133910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 134010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 134110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 134210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 134310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 134410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 134510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 134610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 134710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 134810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 134910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 135010585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 135110585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 135210585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 135310585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 135410585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 135510585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 135610585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 135710585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 135810585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 135910585Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 136010827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walks 259362 # Table walker walks requested 136110827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLong 259362 # Table walker walks initiated with long descriptors 136210827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 8416 # Level at which table walker walks with long descriptors terminate 136310827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 76621 # Level at which table walker walks with long descriptors terminate 136410827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::samples 259362 # Table walker wait (enqueue to first request) latency 136510827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::0 259362 100.00% 100.00% # Table walker wait (enqueue to first request) latency 136610827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkWaitTime::total 259362 # Table walker wait (enqueue to first request) latency 136710827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::samples 85037 # Table walker service (enqueue to completion) latency 136810827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::mean 18225.042946 # Table walker service (enqueue to completion) latency 136910827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::gmean 16628.571422 # Table walker service (enqueue to completion) latency 137010827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::stdev 11774.469557 # Table walker service (enqueue to completion) latency 137110827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::0-32767 81545 95.89% 95.89% # Table walker service (enqueue to completion) latency 137210827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::32768-65535 2790 3.28% 99.17% # Table walker service (enqueue to completion) latency 137310827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::65536-98303 403 0.47% 99.65% # Table walker service (enqueue to completion) latency 137410827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::98304-131071 201 0.24% 99.88% # Table walker service (enqueue to completion) latency 137510827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::131072-163839 25 0.03% 99.91% # Table walker service (enqueue to completion) latency 137610827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::163840-196607 11 0.01% 99.93% # Table walker service (enqueue to completion) latency 137710827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::196608-229375 23 0.03% 99.95% # Table walker service (enqueue to completion) latency 137810827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::229376-262143 9 0.01% 99.96% # Table walker service (enqueue to completion) latency 137910827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::262144-294911 14 0.02% 99.98% # Table walker service (enqueue to completion) latency 138010827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::294912-327679 11 0.01% 99.99% # Table walker service (enqueue to completion) latency 138110827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::327680-360447 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 138210827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::360448-393215 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 138310827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::393216-425983 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 138410827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::total 85037 # Table walker service (enqueue to completion) latency 138510827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::samples 1261494444 # Table walker pending requests distribution 138610827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::0 1261494444 100.00% 100.00% # Table walker pending requests distribution 138710827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walksPending::total 1261494444 # Table walker pending requests distribution 138810827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::4K 76621 90.10% 90.10% # Table walker page sizes translated 138910827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::2M 8416 9.90% 100.00% # Table walker page sizes translated 139010827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkPageSizes::total 85037 # Table walker page sizes translated 139110827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 259362 # Table walker requests started/completed, data/inst 139210628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 139310827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 259362 # Table walker requests started/completed, data/inst 139410827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 85037 # Table walker requests started/completed, data/inst 139510628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 139610827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 85037 # Table walker requests started/completed, data/inst 139710827Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 344399 # Table walker requests started/completed, data/inst 139810585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 139910585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 140010827Sandreas.hansson@arm.comsystem.cpu1.dtb.read_hits 80542266 # DTB read hits 140110827Sandreas.hansson@arm.comsystem.cpu1.dtb.read_misses 214982 # DTB read misses 140210827Sandreas.hansson@arm.comsystem.cpu1.dtb.write_hits 69249357 # DTB write hits 140310827Sandreas.hansson@arm.comsystem.cpu1.dtb.write_misses 44380 # DTB write misses 140410585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed 140510585Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 140610827Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva_asid 38373 # Number of times TLB was flushed by MVA & ASID 140710827Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_asid 1014 # Number of times TLB was flushed by ASID 140810827Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_entries 35601 # Number of entries that have been flushed from TLB 140910827Sandreas.hansson@arm.comsystem.cpu1.dtb.align_faults 736 # Number of TLB faults due to alignment restrictions 141010827Sandreas.hansson@arm.comsystem.cpu1.dtb.prefetch_faults 6438 # Number of TLB faults due to prefetch 141110585Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 141210827Sandreas.hansson@arm.comsystem.cpu1.dtb.perms_faults 9960 # Number of TLB faults due to permissions restrictions 141310827Sandreas.hansson@arm.comsystem.cpu1.dtb.read_accesses 80757248 # DTB read accesses 141410827Sandreas.hansson@arm.comsystem.cpu1.dtb.write_accesses 69293737 # DTB write accesses 141510585Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 141610827Sandreas.hansson@arm.comsystem.cpu1.dtb.hits 149791623 # DTB hits 141710827Sandreas.hansson@arm.comsystem.cpu1.dtb.misses 259362 # DTB misses 141810827Sandreas.hansson@arm.comsystem.cpu1.dtb.accesses 150050985 # DTB accesses 141910628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 142010628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 142110628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 142210628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 142310628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 142410628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 142510628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 142610628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 142710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 142810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 142910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 143010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 143110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 143210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 143310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 143410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 143510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 143610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 143710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 143810585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 143910585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 144010585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 144110585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 144210585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 144310585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 144410585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 144510585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 144610585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 144710585Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 144810827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walks 60478 # Table walker walks requested 144910827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLong 60478 # Table walker walks initiated with long descriptors 145010827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 478 # Level at which table walker walks with long descriptors terminate 145110827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 50972 # Level at which table walker walks with long descriptors terminate 145210827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::samples 60478 # Table walker wait (enqueue to first request) latency 145310827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::0 60478 100.00% 100.00% # Table walker wait (enqueue to first request) latency 145410827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkWaitTime::total 60478 # Table walker wait (enqueue to first request) latency 145510827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::samples 51450 # Table walker service (enqueue to completion) latency 145610827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::mean 20568.513975 # Table walker service (enqueue to completion) latency 145710827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::gmean 18499.951285 # Table walker service (enqueue to completion) latency 145810827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::stdev 14805.800668 # Table walker service (enqueue to completion) latency 145910827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::0-32767 47723 92.76% 92.76% # Table walker service (enqueue to completion) latency 146010827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::32768-65535 2940 5.71% 98.47% # Table walker service (enqueue to completion) latency 146110827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::65536-98303 278 0.54% 99.01% # Table walker service (enqueue to completion) latency 146210827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::98304-131071 425 0.83% 99.84% # Table walker service (enqueue to completion) latency 146310827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::131072-163839 16 0.03% 99.87% # Table walker service (enqueue to completion) latency 146410827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::163840-196607 10 0.02% 99.89% # Table walker service (enqueue to completion) latency 146510827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::196608-229375 27 0.05% 99.94% # Table walker service (enqueue to completion) latency 146610827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::229376-262143 13 0.03% 99.97% # Table walker service (enqueue to completion) latency 146710827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::262144-294911 6 0.01% 99.98% # Table walker service (enqueue to completion) latency 146810827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::294912-327679 5 0.01% 99.99% # Table walker service (enqueue to completion) latency 146910827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::327680-360447 4 0.01% 99.99% # Table walker service (enqueue to completion) latency 147010827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::360448-393215 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 147110765Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 147210827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkCompletionTime::total 51450 # Table walker service (enqueue to completion) latency 147310827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::samples 1260837944 # Table walker pending requests distribution 147410827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::0 1260837944 100.00% 100.00% # Table walker pending requests distribution 147510827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walksPending::total 1260837944 # Table walker pending requests distribution 147610827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::4K 50972 99.07% 99.07% # Table walker page sizes translated 147710827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::2M 478 0.93% 100.00% # Table walker page sizes translated 147810827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkPageSizes::total 51450 # Table walker page sizes translated 147910628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 148010827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 60478 # Table walker requests started/completed, data/inst 148110827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 60478 # Table walker requests started/completed, data/inst 148210628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 148310827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 51450 # Table walker requests started/completed, data/inst 148410827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 51450 # Table walker requests started/completed, data/inst 148510827Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin::total 111928 # Table walker requests started/completed, data/inst 148610827Sandreas.hansson@arm.comsystem.cpu1.itb.inst_hits 220701471 # ITB inst hits 148710827Sandreas.hansson@arm.comsystem.cpu1.itb.inst_misses 60478 # ITB inst misses 148810585Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 148910585Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 149010585Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 149110585Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 149210585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed 149310585Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 149410827Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva_asid 38373 # Number of times TLB was flushed by MVA & ASID 149510827Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_asid 1014 # Number of times TLB was flushed by ASID 149610827Sandreas.hansson@arm.comsystem.cpu1.itb.flush_entries 25765 # Number of entries that have been flushed from TLB 149710585Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 149810585Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 149910585Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 150010827Sandreas.hansson@arm.comsystem.cpu1.itb.perms_faults 203408 # Number of TLB faults due to permissions restrictions 150110585Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 150210585Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 150310827Sandreas.hansson@arm.comsystem.cpu1.itb.inst_accesses 220761949 # ITB inst accesses 150410827Sandreas.hansson@arm.comsystem.cpu1.itb.hits 220701471 # DTB hits 150510827Sandreas.hansson@arm.comsystem.cpu1.itb.misses 60478 # DTB misses 150610827Sandreas.hansson@arm.comsystem.cpu1.itb.accesses 220761949 # DTB accesses 150710827Sandreas.hansson@arm.comsystem.cpu1.numCycles 819495419 # number of cpu cycles simulated 150810585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 150910585Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 151010827Sandreas.hansson@arm.comsystem.cpu1.committedInsts 407174795 # Number of instructions committed 151110827Sandreas.hansson@arm.comsystem.cpu1.committedOps 478812576 # Number of ops (including micro ops) committed 151210827Sandreas.hansson@arm.comsystem.cpu1.discardedOps 42038613 # Number of ops (including micro ops) which were discarded before commit 151310827Sandreas.hansson@arm.comsystem.cpu1.numFetchSuspends 5231 # Number of times Execute suspended instruction fetching 151410827Sandreas.hansson@arm.comsystem.cpu1.quiesceCycles 93913157476 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 151510827Sandreas.hansson@arm.comsystem.cpu1.cpi 2.012638 # CPI: cycles per instruction 151610827Sandreas.hansson@arm.comsystem.cpu1.ipc 0.496860 # IPC: instructions per cycle 151710585Sandreas.hansson@arm.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 151810827Sandreas.hansson@arm.comsystem.cpu1.kern.inst.quiesce 5271 # number of quiesce instructions executed 151910827Sandreas.hansson@arm.comsystem.cpu1.tickCycles 656184177 # Number of cycles that the object actually ticked 152010827Sandreas.hansson@arm.comsystem.cpu1.idleCycles 163311242 # Total number of cycles that the object has spent stopped 152110827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.replacements 4776829 # number of replacements 152210827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tagsinuse 427.655512 # Cycle average of tags in use 152310827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.total_refs 142582647 # Total number of references to valid blocks. 152410827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.sampled_refs 4777341 # Sample count of references to valid blocks. 152510827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.avg_refs 29.845608 # Average number of references to valid blocks. 152610827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.warmup_cycle 8380053198500 # Cycle when the warmup percentage was hit. 152710827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 427.655512 # Average occupied blocks per requestor 152810827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.835265 # Average percentage of cache occupancy 152910827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_percent::total 0.835265 # Average percentage of cache occupancy 153010726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 153110827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 87 # Occupied blocks per task id 153210827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 405 # Occupied blocks per task id 153310827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 20 # Occupied blocks per task id 153410726Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 153510827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.tag_accesses 302037341 # Number of tag accesses 153610827Sandreas.hansson@arm.comsystem.cpu1.dcache.tags.data_accesses 302037341 # Number of data accesses 153710827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 73896099 # number of ReadReq hits 153810827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_hits::total 73896099 # number of ReadReq hits 153910827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 64629380 # number of WriteReq hits 154010827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_hits::total 64629380 # number of WriteReq hits 154110827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 204586 # number of SoftPFReq hits 154210827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_hits::total 204586 # number of SoftPFReq hits 154310827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_hits::cpu1.data 67650 # number of WriteInvalidateReq hits 154410827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_hits::total 67650 # number of WriteInvalidateReq hits 154510827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1684264 # number of LoadLockedReq hits 154610827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 1684264 # number of LoadLockedReq hits 154710827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1653940 # number of StoreCondReq hits 154810827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 1653940 # number of StoreCondReq hits 154910827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 138525479 # number of demand (read+write) hits 155010827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_hits::total 138525479 # number of demand (read+write) hits 155110827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 138730065 # number of overall hits 155210827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_hits::total 138730065 # number of overall hits 155310827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 3123049 # number of ReadReq misses 155410827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_misses::total 3123049 # number of ReadReq misses 155510827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 2001792 # number of WriteReq misses 155610827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_misses::total 2001792 # number of WriteReq misses 155710827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 560125 # number of SoftPFReq misses 155810827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_misses::total 560125 # number of SoftPFReq misses 155910827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_misses::cpu1.data 418714 # number of WriteInvalidateReq misses 156010827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_misses::total 418714 # number of WriteInvalidateReq misses 156110827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 158898 # number of LoadLockedReq misses 156210827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 158898 # number of LoadLockedReq misses 156310827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 187849 # number of StoreCondReq misses 156410827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 187849 # number of StoreCondReq misses 156510827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 5124841 # number of demand (read+write) misses 156610827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_misses::total 5124841 # number of demand (read+write) misses 156710827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 5684966 # number of overall misses 156810827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_misses::total 5684966 # number of overall misses 156910827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 43997999443 # number of ReadReq miss cycles 157010827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::total 43997999443 # number of ReadReq miss cycles 157110827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 34323796172 # number of WriteReq miss cycles 157210827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::total 34323796172 # number of WriteReq miss cycles 157310827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_miss_latency::cpu1.data 11321642584 # number of WriteInvalidateReq miss cycles 157410827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_miss_latency::total 11321642584 # number of WriteInvalidateReq miss cycles 157510827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2327905715 # number of LoadLockedReq miss cycles 157610827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 2327905715 # number of LoadLockedReq miss cycles 157710827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 3931505754 # number of StoreCondReq miss cycles 157810827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 3931505754 # number of StoreCondReq miss cycles 157910827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 3098000 # number of StoreCondFailReq miss cycles 158010827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 3098000 # number of StoreCondFailReq miss cycles 158110827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 78321795615 # number of demand (read+write) miss cycles 158210827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_latency::total 78321795615 # number of demand (read+write) miss cycles 158310827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 78321795615 # number of overall miss cycles 158410827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_latency::total 78321795615 # number of overall miss cycles 158510827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 77019148 # number of ReadReq accesses(hits+misses) 158610827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 77019148 # number of ReadReq accesses(hits+misses) 158710827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 66631172 # number of WriteReq accesses(hits+misses) 158810827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 66631172 # number of WriteReq accesses(hits+misses) 158910827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 764711 # number of SoftPFReq accesses(hits+misses) 159010827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::total 764711 # number of SoftPFReq accesses(hits+misses) 159110827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_accesses::cpu1.data 486364 # number of WriteInvalidateReq accesses(hits+misses) 159210827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_accesses::total 486364 # number of WriteInvalidateReq accesses(hits+misses) 159310827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1843162 # number of LoadLockedReq accesses(hits+misses) 159410827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 1843162 # number of LoadLockedReq accesses(hits+misses) 159510827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1841789 # number of StoreCondReq accesses(hits+misses) 159610827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 1841789 # number of StoreCondReq accesses(hits+misses) 159710827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 143650320 # number of demand (read+write) accesses 159810827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_accesses::total 143650320 # number of demand (read+write) accesses 159910827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 144415031 # number of overall (read+write) accesses 160010827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_accesses::total 144415031 # number of overall (read+write) accesses 160110827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.040549 # miss rate for ReadReq accesses 160210827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.040549 # miss rate for ReadReq accesses 160310827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.030043 # miss rate for WriteReq accesses 160410827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.030043 # miss rate for WriteReq accesses 160510827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.732466 # miss rate for SoftPFReq accesses 160610827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.732466 # miss rate for SoftPFReq accesses 160710827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_miss_rate::cpu1.data 0.860907 # miss rate for WriteInvalidateReq accesses 160810827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_miss_rate::total 0.860907 # miss rate for WriteInvalidateReq accesses 160910827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.086209 # miss rate for LoadLockedReq accesses 161010827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.086209 # miss rate for LoadLockedReq accesses 161110827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.101993 # miss rate for StoreCondReq accesses 161210827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.101993 # miss rate for StoreCondReq accesses 161310827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.035676 # miss rate for demand accesses 161410827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.035676 # miss rate for demand accesses 161510827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.039365 # miss rate for overall accesses 161610827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.039365 # miss rate for overall accesses 161710827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14088.155339 # average ReadReq miss latency 161810827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 14088.155339 # average ReadReq miss latency 161910827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17146.534791 # average WriteReq miss latency 162010827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 17146.534791 # average WriteReq miss latency 162110827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_avg_miss_latency::cpu1.data 27039.082964 # average WriteInvalidateReq miss latency 162210827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_avg_miss_latency::total 27039.082964 # average WriteInvalidateReq miss latency 162310827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14650.314762 # average LoadLockedReq miss latency 162410827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14650.314762 # average LoadLockedReq miss latency 162510827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 20929.074704 # average StoreCondReq miss latency 162610827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20929.074704 # average StoreCondReq miss latency 162710636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 162810585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 162910827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15282.775722 # average overall miss latency 163010827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::total 15282.775722 # average overall miss latency 163110827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13777.003348 # average overall miss latency 163210827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::total 13777.003348 # average overall miss latency 163310585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 163410585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 163510585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 163610585Sandreas.hansson@arm.comsystem.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 163710585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 163810585Sandreas.hansson@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 163910585Sandreas.hansson@arm.comsystem.cpu1.dcache.fast_writes 0 # number of fast writes performed 164010585Sandreas.hansson@arm.comsystem.cpu1.dcache.cache_copies 0 # number of cache copies performed 164110827Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::writebacks 3038485 # number of writebacks 164210827Sandreas.hansson@arm.comsystem.cpu1.dcache.writebacks::total 3038485 # number of writebacks 164310827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 341138 # number of ReadReq MSHR hits 164410827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 341138 # number of ReadReq MSHR hits 164510827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 817934 # number of WriteReq MSHR hits 164610827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 817934 # number of WriteReq MSHR hits 164710827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_hits::cpu1.data 47 # number of WriteInvalidateReq MSHR hits 164810827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_hits::total 47 # number of WriteInvalidateReq MSHR hits 164910827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 39869 # number of LoadLockedReq MSHR hits 165010827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 39869 # number of LoadLockedReq MSHR hits 165110827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data 63 # number of StoreCondReq MSHR hits 165210827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_hits::total 63 # number of StoreCondReq MSHR hits 165310827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 1159072 # number of demand (read+write) MSHR hits 165410827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_hits::total 1159072 # number of demand (read+write) MSHR hits 165510827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 1159072 # number of overall MSHR hits 165610827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_hits::total 1159072 # number of overall MSHR hits 165710827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 2781911 # number of ReadReq MSHR misses 165810827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 2781911 # number of ReadReq MSHR misses 165910827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1183858 # number of WriteReq MSHR misses 166010827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 1183858 # number of WriteReq MSHR misses 166110827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 559909 # number of SoftPFReq MSHR misses 166210827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::total 559909 # number of SoftPFReq MSHR misses 166310827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_misses::cpu1.data 418667 # number of WriteInvalidateReq MSHR misses 166410827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_misses::total 418667 # number of WriteInvalidateReq MSHR misses 166510827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 119029 # number of LoadLockedReq MSHR misses 166610827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 119029 # number of LoadLockedReq MSHR misses 166710827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 187786 # number of StoreCondReq MSHR misses 166810827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 187786 # number of StoreCondReq MSHR misses 166910827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 3965769 # number of demand (read+write) MSHR misses 167010827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_misses::total 3965769 # number of demand (read+write) MSHR misses 167110827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 4525678 # number of overall MSHR misses 167210827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_misses::total 4525678 # number of overall MSHR misses 167310827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 5083 # number of ReadReq MSHR uncacheable 167410827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 5083 # number of ReadReq MSHR uncacheable 167510827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 5087 # number of WriteReq MSHR uncacheable 167610827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 5087 # number of WriteReq MSHR uncacheable 167710827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 10170 # number of overall MSHR uncacheable misses 167810827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 10170 # number of overall MSHR uncacheable misses 167910827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 34163110205 # number of ReadReq MSHR miss cycles 168010827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 34163110205 # number of ReadReq MSHR miss cycles 168110827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 18897365962 # number of WriteReq MSHR miss cycles 168210827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 18897365962 # number of WriteReq MSHR miss cycles 168310827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 10922522145 # number of SoftPFReq MSHR miss cycles 168410827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 10922522145 # number of SoftPFReq MSHR miss cycles 168510827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 10687856416 # number of WriteInvalidateReq MSHR miss cycles 168610827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::total 10687856416 # number of WriteInvalidateReq MSHR miss cycles 168710827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1507570159 # number of LoadLockedReq MSHR miss cycles 168810827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1507570159 # number of LoadLockedReq MSHR miss cycles 168910827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3640144702 # number of StoreCondReq MSHR miss cycles 169010827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3640144702 # number of StoreCondReq MSHR miss cycles 169110827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2571500 # number of StoreCondFailReq MSHR miss cycles 169210827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2571500 # number of StoreCondFailReq MSHR miss cycles 169310827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 53060476167 # number of demand (read+write) MSHR miss cycles 169410827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 53060476167 # number of demand (read+write) MSHR miss cycles 169510827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 63982998312 # number of overall MSHR miss cycles 169610827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 63982998312 # number of overall MSHR miss cycles 169710827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 518115500 # number of ReadReq MSHR uncacheable cycles 169810827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 518115500 # number of ReadReq MSHR uncacheable cycles 169910827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 583373999 # number of WriteReq MSHR uncacheable cycles 170010827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 583373999 # number of WriteReq MSHR uncacheable cycles 170110827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 1101489499 # number of overall MSHR uncacheable cycles 170210827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 1101489499 # number of overall MSHR uncacheable cycles 170310827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.036120 # mshr miss rate for ReadReq accesses 170410827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.036120 # mshr miss rate for ReadReq accesses 170510827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.017767 # mshr miss rate for WriteReq accesses 170610827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.017767 # mshr miss rate for WriteReq accesses 170710827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.732184 # mshr miss rate for SoftPFReq accesses 170810827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.732184 # mshr miss rate for SoftPFReq accesses 170910827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.860810 # mshr miss rate for WriteInvalidateReq accesses 171010827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.860810 # mshr miss rate for WriteInvalidateReq accesses 171110827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.064579 # mshr miss rate for LoadLockedReq accesses 171210827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.064579 # mshr miss rate for LoadLockedReq accesses 171310827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.101958 # mshr miss rate for StoreCondReq accesses 171410827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.101958 # mshr miss rate for StoreCondReq accesses 171510827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027607 # mshr miss rate for demand accesses 171610827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.027607 # mshr miss rate for demand accesses 171710827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.031338 # mshr miss rate for overall accesses 171810827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.031338 # mshr miss rate for overall accesses 171910827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12280.446860 # average ReadReq mshr miss latency 172010827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12280.446860 # average ReadReq mshr miss latency 172110827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 15962.527568 # average WriteReq mshr miss latency 172210827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15962.527568 # average WriteReq mshr miss latency 172310827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 19507.673827 # average SoftPFReq mshr miss latency 172410827Sandreas.hansson@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 19507.673827 # average SoftPFReq mshr miss latency 172510827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 25528.299140 # average WriteInvalidateReq mshr miss latency 172610827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 25528.299140 # average WriteInvalidateReq mshr miss latency 172710827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12665.570231 # average LoadLockedReq mshr miss latency 172810827Sandreas.hansson@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12665.570231 # average LoadLockedReq mshr miss latency 172910827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 19384.537197 # average StoreCondReq mshr miss latency 173010827Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19384.537197 # average StoreCondReq mshr miss latency 173110636Snilay@cs.wisc.edusystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 173210585Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 173310827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13379.618472 # average overall mshr miss latency 173410827Sandreas.hansson@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 13379.618472 # average overall mshr miss latency 173510827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14137.770807 # average overall mshr miss latency 173610827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 14137.770807 # average overall mshr miss latency 173710827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 101931.044659 # average ReadReq mshr uncacheable latency 173810827Sandreas.hansson@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 101931.044659 # average ReadReq mshr uncacheable latency 173910827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 114679.378612 # average WriteReq mshr uncacheable latency 174010827Sandreas.hansson@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 114679.378612 # average WriteReq mshr uncacheable latency 174110827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 108307.718682 # average overall mshr uncacheable latency 174210827Sandreas.hansson@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 108307.718682 # average overall mshr uncacheable latency 174310585Sandreas.hansson@arm.comsystem.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 174410827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.replacements 8549825 # number of replacements 174510827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tagsinuse 507.203595 # Cycle average of tags in use 174610827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.total_refs 211942190 # Total number of references to valid blocks. 174710827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.sampled_refs 8550337 # Sample count of references to valid blocks. 174810827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.avg_refs 24.787583 # Average number of references to valid blocks. 174910827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.warmup_cycle 8370006207500 # Cycle when the warmup percentage was hit. 175010827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 507.203595 # Average occupied blocks per requestor 175110827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.990632 # Average percentage of cache occupancy 175210827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_percent::total 0.990632 # Average percentage of cache occupancy 175310585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 175410827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::0 135 # Occupied blocks per task id 175510827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::1 301 # Occupied blocks per task id 175610827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 76 # Occupied blocks per task id 175710585Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 175810827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.tag_accesses 449535393 # Number of tag accesses 175910827Sandreas.hansson@arm.comsystem.cpu1.icache.tags.data_accesses 449535393 # Number of data accesses 176010827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 211942190 # number of ReadReq hits 176110827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_hits::total 211942190 # number of ReadReq hits 176210827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 211942190 # number of demand (read+write) hits 176310827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_hits::total 211942190 # number of demand (read+write) hits 176410827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 211942190 # number of overall hits 176510827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_hits::total 211942190 # number of overall hits 176610827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 8550338 # number of ReadReq misses 176710827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_misses::total 8550338 # number of ReadReq misses 176810827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 8550338 # number of demand (read+write) misses 176910827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_misses::total 8550338 # number of demand (read+write) misses 177010827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 8550338 # number of overall misses 177110827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_misses::total 8550338 # number of overall misses 177210827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 84064963562 # number of ReadReq miss cycles 177310827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_latency::total 84064963562 # number of ReadReq miss cycles 177410827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 84064963562 # number of demand (read+write) miss cycles 177510827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_latency::total 84064963562 # number of demand (read+write) miss cycles 177610827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 84064963562 # number of overall miss cycles 177710827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_latency::total 84064963562 # number of overall miss cycles 177810827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 220492528 # number of ReadReq accesses(hits+misses) 177910827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_accesses::total 220492528 # number of ReadReq accesses(hits+misses) 178010827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 220492528 # number of demand (read+write) accesses 178110827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_accesses::total 220492528 # number of demand (read+write) accesses 178210827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 220492528 # number of overall (read+write) accesses 178310827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_accesses::total 220492528 # number of overall (read+write) accesses 178410827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.038778 # miss rate for ReadReq accesses 178510827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.038778 # miss rate for ReadReq accesses 178610827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.038778 # miss rate for demand accesses 178710827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.038778 # miss rate for demand accesses 178810827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.038778 # miss rate for overall accesses 178910827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.038778 # miss rate for overall accesses 179010827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 9831.770810 # average ReadReq miss latency 179110827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 9831.770810 # average ReadReq miss latency 179210827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 9831.770810 # average overall miss latency 179310827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_miss_latency::total 9831.770810 # average overall miss latency 179410827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 9831.770810 # average overall miss latency 179510827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_miss_latency::total 9831.770810 # average overall miss latency 179610585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 179710585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 179810585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 179910585Sandreas.hansson@arm.comsystem.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 180010585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 180110585Sandreas.hansson@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 180210585Sandreas.hansson@arm.comsystem.cpu1.icache.fast_writes 0 # number of fast writes performed 180310585Sandreas.hansson@arm.comsystem.cpu1.icache.cache_copies 0 # number of cache copies performed 180410827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 8550338 # number of ReadReq MSHR misses 180510827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::total 8550338 # number of ReadReq MSHR misses 180610827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 8550338 # number of demand (read+write) MSHR misses 180710827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_misses::total 8550338 # number of demand (read+write) MSHR misses 180810827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 8550338 # number of overall MSHR misses 180910827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_misses::total 8550338 # number of overall MSHR misses 181010827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 90 # number of ReadReq MSHR uncacheable 181110827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::total 90 # number of ReadReq MSHR uncacheable 181210827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 90 # number of overall MSHR uncacheable misses 181310827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::total 90 # number of overall MSHR uncacheable misses 181410827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 75495426368 # number of ReadReq MSHR miss cycles 181510827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 75495426368 # number of ReadReq MSHR miss cycles 181610827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 75495426368 # number of demand (read+write) MSHR miss cycles 181710827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::total 75495426368 # number of demand (read+write) MSHR miss cycles 181810827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 75495426368 # number of overall MSHR miss cycles 181910827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::total 75495426368 # number of overall MSHR miss cycles 182010827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8549000 # number of ReadReq MSHR uncacheable cycles 182110827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 8549000 # number of ReadReq MSHR uncacheable cycles 182210827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 8549000 # number of overall MSHR uncacheable cycles 182310827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::total 8549000 # number of overall MSHR uncacheable cycles 182410827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.038778 # mshr miss rate for ReadReq accesses 182510827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.038778 # mshr miss rate for ReadReq accesses 182610827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.038778 # mshr miss rate for demand accesses 182710827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.038778 # mshr miss rate for demand accesses 182810827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.038778 # mshr miss rate for overall accesses 182910827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.038778 # mshr miss rate for overall accesses 183010827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 8829.525379 # average ReadReq mshr miss latency 183110827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 8829.525379 # average ReadReq mshr miss latency 183210827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 8829.525379 # average overall mshr miss latency 183310827Sandreas.hansson@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 8829.525379 # average overall mshr miss latency 183410827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 8829.525379 # average overall mshr miss latency 183510827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 8829.525379 # average overall mshr miss latency 183610827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 94988.888889 # average ReadReq mshr uncacheable latency 183710827Sandreas.hansson@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 94988.888889 # average ReadReq mshr uncacheable latency 183810827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 94988.888889 # average overall mshr uncacheable latency 183910827Sandreas.hansson@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 94988.888889 # average overall mshr uncacheable latency 184010585Sandreas.hansson@arm.comsystem.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 184110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 6602862 # number of hwpf issued 184210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfIdentified 6604361 # number of prefetch candidates identified 184310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 1239 # number of redundant prefetches already in prefetch queue 184410628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 184510628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 184610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 840391 # number of prefetches not generated due to page crossing 184710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.replacements 2149670 # number of replacements 184810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tagsinuse 13538.161783 # Cycle average of tags in use 184910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.total_refs 13667574 # Total number of references to valid blocks. 185010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.sampled_refs 2165890 # Sample count of references to valid blocks. 185110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.avg_refs 6.310373 # Average number of references to valid blocks. 185210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.warmup_cycle 9806309103500 # Cycle when the warmup percentage was hit. 185310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 5443.099185 # Average occupied blocks per requestor 185410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 82.941597 # Average occupied blocks per requestor 185510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 88.885416 # Average occupied blocks per requestor 185610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.inst 3832.023077 # Average occupied blocks per requestor 185710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.data 3147.321084 # Average occupied blocks per requestor 185810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 943.891423 # Average occupied blocks per requestor 185910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.332220 # Average percentage of cache occupancy 186010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.005062 # Average percentage of cache occupancy 186110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.005425 # Average percentage of cache occupancy 186210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.233888 # Average percentage of cache occupancy 186310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.data 0.192097 # Average percentage of cache occupancy 186410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.057611 # Average percentage of cache occupancy 186510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_percent::total 0.826304 # Average percentage of cache occupancy 186610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 1444 # Occupied blocks per task id 186710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 51 # Occupied blocks per task id 186810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 14725 # Occupied blocks per task id 186910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::1 21 # Occupied blocks per task id 187010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 436 # Occupied blocks per task id 187110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 846 # Occupied blocks per task id 187210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 141 # Occupied blocks per task id 187310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::1 2 # Occupied blocks per task id 187410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 24 # Occupied blocks per task id 187510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 24 # Occupied blocks per task id 187610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 1 # Occupied blocks per task id 187710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id 187810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 1094 # Occupied blocks per task id 187910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 5482 # Occupied blocks per task id 188010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 7066 # Occupied blocks per task id 188110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 978 # Occupied blocks per task id 188210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.088135 # Percentage of cache occupancy per task id 188310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.003113 # Percentage of cache occupancy per task id 188410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.898743 # Percentage of cache occupancy per task id 188510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.tag_accesses 283341479 # Number of tag accesses 188610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.tags.data_accesses 283341479 # Number of data accesses 188710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 455761 # number of ReadReq hits 188810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 138301 # number of ReadReq hits 188910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.inst 7823529 # number of ReadReq hits 189010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.data 2545685 # number of ReadReq hits 189110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_hits::total 10963276 # number of ReadReq hits 189210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_hits::writebacks 3038484 # number of Writeback hits 189310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_hits::total 3038484 # number of Writeback hits 189410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_hits::cpu1.data 176317 # number of WriteInvalidateReq hits 189510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_hits::total 176317 # number of WriteInvalidateReq hits 189610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 59890 # number of UpgradeReq hits 189710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::total 59890 # number of UpgradeReq hits 189810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 34545 # number of SCUpgradeReq hits 189910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_hits::total 34545 # number of SCUpgradeReq hits 190010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 755491 # number of ReadExReq hits 190110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_hits::total 755491 # number of ReadExReq hits 190210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 455761 # number of demand (read+write) hits 190310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 138301 # number of demand (read+write) hits 190410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 7823529 # number of demand (read+write) hits 190510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.data 3301176 # number of demand (read+write) hits 190610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_hits::total 11718767 # number of demand (read+write) hits 190710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 455761 # number of overall hits 190810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 138301 # number of overall hits 190910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 7823529 # number of overall hits 191010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.data 3301176 # number of overall hits 191110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_hits::total 11718767 # number of overall hits 191210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 11008 # number of ReadReq misses 191310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 7757 # number of ReadReq misses 191410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.inst 726809 # number of ReadReq misses 191510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.data 914890 # number of ReadReq misses 191610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_misses::total 1660464 # number of ReadReq misses 191710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_misses::cpu1.data 241215 # number of WriteInvalidateReq misses 191810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_misses::total 241215 # number of WriteInvalidateReq misses 191910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 139061 # number of UpgradeReq misses 192010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::total 139061 # number of UpgradeReq misses 192110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 153238 # number of SCUpgradeReq misses 192210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 153238 # number of SCUpgradeReq misses 192310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 3 # number of SCUpgradeFailReq misses 192410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 3 # number of SCUpgradeFailReq misses 192510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 230973 # number of ReadExReq misses 192610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_misses::total 230973 # number of ReadExReq misses 192710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 11008 # number of demand (read+write) misses 192810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 7757 # number of demand (read+write) misses 192910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 726809 # number of demand (read+write) misses 193010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.data 1145863 # number of demand (read+write) misses 193110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_misses::total 1891437 # number of demand (read+write) misses 193210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 11008 # number of overall misses 193310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 7757 # number of overall misses 193410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 726809 # number of overall misses 193510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.data 1145863 # number of overall misses 193610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_misses::total 1891437 # number of overall misses 193710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 327528752 # number of ReadReq miss cycles 193810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 257164513 # number of ReadReq miss cycles 193910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 20327901458 # number of ReadReq miss cycles 194010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 26467087148 # number of ReadReq miss cycles 194110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::total 47379681871 # number of ReadReq miss cycles 194210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_miss_latency::cpu1.data 239660388 # number of WriteInvalidateReq miss cycles 194310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_miss_latency::total 239660388 # number of WriteInvalidateReq miss cycles 194410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 3007716761 # number of UpgradeReq miss cycles 194510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::total 3007716761 # number of UpgradeReq miss cycles 194610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 3151750139 # number of SCUpgradeReq miss cycles 194710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 3151750139 # number of SCUpgradeReq miss cycles 194810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 2513499 # number of SCUpgradeFailReq miss cycles 194910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 2513499 # number of SCUpgradeFailReq miss cycles 195010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 8819162910 # number of ReadExReq miss cycles 195110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::total 8819162910 # number of ReadExReq miss cycles 195210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 327528752 # number of demand (read+write) miss cycles 195310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 257164513 # number of demand (read+write) miss cycles 195410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 20327901458 # number of demand (read+write) miss cycles 195510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.data 35286250058 # number of demand (read+write) miss cycles 195610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_latency::total 56198844781 # number of demand (read+write) miss cycles 195710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 327528752 # number of overall miss cycles 195810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 257164513 # number of overall miss cycles 195910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 20327901458 # number of overall miss cycles 196010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.data 35286250058 # number of overall miss cycles 196110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_latency::total 56198844781 # number of overall miss cycles 196210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 466769 # number of ReadReq accesses(hits+misses) 196310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 146058 # number of ReadReq accesses(hits+misses) 196410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.inst 8550338 # number of ReadReq accesses(hits+misses) 196510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.data 3460575 # number of ReadReq accesses(hits+misses) 196610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_accesses::total 12623740 # number of ReadReq accesses(hits+misses) 196710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_accesses::writebacks 3038484 # number of Writeback accesses(hits+misses) 196810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.Writeback_accesses::total 3038484 # number of Writeback accesses(hits+misses) 196910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_accesses::cpu1.data 417532 # number of WriteInvalidateReq accesses(hits+misses) 197010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_accesses::total 417532 # number of WriteInvalidateReq accesses(hits+misses) 197110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 198951 # number of UpgradeReq accesses(hits+misses) 197210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 198951 # number of UpgradeReq accesses(hits+misses) 197310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 187783 # number of SCUpgradeReq accesses(hits+misses) 197410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 187783 # number of SCUpgradeReq accesses(hits+misses) 197510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 3 # number of SCUpgradeFailReq accesses(hits+misses) 197610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 3 # number of SCUpgradeFailReq accesses(hits+misses) 197710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 986464 # number of ReadExReq accesses(hits+misses) 197810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::total 986464 # number of ReadExReq accesses(hits+misses) 197910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 466769 # number of demand (read+write) accesses 198010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 146058 # number of demand (read+write) accesses 198110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 8550338 # number of demand (read+write) accesses 198210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 4447039 # number of demand (read+write) accesses 198310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_accesses::total 13610204 # number of demand (read+write) accesses 198410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 466769 # number of overall (read+write) accesses 198510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 146058 # number of overall (read+write) accesses 198610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 8550338 # number of overall (read+write) accesses 198710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 4447039 # number of overall (read+write) accesses 198810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_accesses::total 13610204 # number of overall (read+write) accesses 198910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.023583 # miss rate for ReadReq accesses 199010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.053109 # miss rate for ReadReq accesses 199110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.085004 # miss rate for ReadReq accesses 199210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.264375 # miss rate for ReadReq accesses 199310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.131535 # miss rate for ReadReq accesses 199410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_miss_rate::cpu1.data 0.577716 # miss rate for WriteInvalidateReq accesses 199510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_miss_rate::total 0.577716 # miss rate for WriteInvalidateReq accesses 199610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.698971 # miss rate for UpgradeReq accesses 199710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.698971 # miss rate for UpgradeReq accesses 199810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.816038 # miss rate for SCUpgradeReq accesses 199910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.816038 # miss rate for SCUpgradeReq accesses 200010636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 200110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 200210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.234142 # miss rate for ReadExReq accesses 200310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.234142 # miss rate for ReadExReq accesses 200410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.023583 # miss rate for demand accesses 200510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.053109 # miss rate for demand accesses 200610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.085004 # miss rate for demand accesses 200710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.257669 # miss rate for demand accesses 200810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_miss_rate::total 0.138972 # miss rate for demand accesses 200910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.023583 # miss rate for overall accesses 201010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.053109 # miss rate for overall accesses 201110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.085004 # miss rate for overall accesses 201210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.257669 # miss rate for overall accesses 201310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_miss_rate::total 0.138972 # miss rate for overall accesses 201410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 29753.702035 # average ReadReq miss latency 201510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 33152.573546 # average ReadReq miss latency 201610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 27968.698046 # average ReadReq miss latency 201710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 28929.256138 # average ReadReq miss latency 201810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 28534.001262 # average ReadReq miss latency 201910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_avg_miss_latency::cpu1.data 993.555077 # average WriteInvalidateReq miss latency 202010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_avg_miss_latency::total 993.555077 # average WriteInvalidateReq miss latency 202110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 21628.758322 # average UpgradeReq miss latency 202210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 21628.758322 # average UpgradeReq miss latency 202310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20567.679942 # average SCUpgradeReq miss latency 202410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20567.679942 # average SCUpgradeReq miss latency 202510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 837833 # average SCUpgradeFailReq miss latency 202610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 837833 # average SCUpgradeFailReq miss latency 202710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 38182.657324 # average ReadExReq miss latency 202810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 38182.657324 # average ReadExReq miss latency 202910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 29753.702035 # average overall miss latency 203010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 33152.573546 # average overall miss latency 203110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 27968.698046 # average overall miss latency 203210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 30794.475481 # average overall miss latency 203310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::total 29712.247768 # average overall miss latency 203410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 29753.702035 # average overall miss latency 203510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 33152.573546 # average overall miss latency 203610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 27968.698046 # average overall miss latency 203710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 30794.475481 # average overall miss latency 203810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::total 29712.247768 # average overall miss latency 203910628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 204010585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 204110628Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 204210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 204310628Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 204410585Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 204510585Sandreas.hansson@arm.comsystem.cpu1.l2cache.fast_writes 0 # number of fast writes performed 204610585Sandreas.hansson@arm.comsystem.cpu1.l2cache.cache_copies 0 # number of cache copies performed 204710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::writebacks 875308 # number of writebacks 204810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.writebacks::total 875308 # number of writebacks 204910765Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 1 # number of ReadReq MSHR hits 205010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 3 # number of ReadReq MSHR hits 205110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 523 # number of ReadReq MSHR hits 205210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::total 527 # number of ReadReq MSHR hits 205310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_hits::cpu1.data 9 # number of WriteInvalidateReq MSHR hits 205410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_hits::total 9 # number of WriteInvalidateReq MSHR hits 205510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 3864 # number of ReadExReq MSHR hits 205610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::total 3864 # number of ReadExReq MSHR hits 205710765Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 1 # number of demand (read+write) MSHR hits 205810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.inst 3 # number of demand (read+write) MSHR hits 205910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 4387 # number of demand (read+write) MSHR hits 206010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_hits::total 4391 # number of demand (read+write) MSHR hits 206110765Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 1 # number of overall MSHR hits 206210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.inst 3 # number of overall MSHR hits 206310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 4387 # number of overall MSHR hits 206410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_hits::total 4391 # number of overall MSHR hits 206510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 11008 # number of ReadReq MSHR misses 206610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 7756 # number of ReadReq MSHR misses 206710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 726806 # number of ReadReq MSHR misses 206810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 914367 # number of ReadReq MSHR misses 206910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::total 1659937 # number of ReadReq MSHR misses 207010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 617005 # number of HardPFReq MSHR misses 207110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::total 617005 # number of HardPFReq MSHR misses 207210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_misses::cpu1.data 241206 # number of WriteInvalidateReq MSHR misses 207310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_misses::total 241206 # number of WriteInvalidateReq MSHR misses 207410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 139061 # number of UpgradeReq MSHR misses 207510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 139061 # number of UpgradeReq MSHR misses 207610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 153238 # number of SCUpgradeReq MSHR misses 207710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 153238 # number of SCUpgradeReq MSHR misses 207810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 3 # number of SCUpgradeFailReq MSHR misses 207910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 3 # number of SCUpgradeFailReq MSHR misses 208010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 227109 # number of ReadExReq MSHR misses 208110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::total 227109 # number of ReadExReq MSHR misses 208210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 11008 # number of demand (read+write) MSHR misses 208310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 7756 # number of demand (read+write) MSHR misses 208410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 726806 # number of demand (read+write) MSHR misses 208510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 1141476 # number of demand (read+write) MSHR misses 208610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_misses::total 1887046 # number of demand (read+write) MSHR misses 208710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 11008 # number of overall MSHR misses 208810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 7756 # number of overall MSHR misses 208910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 726806 # number of overall MSHR misses 209010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 1141476 # number of overall MSHR misses 209110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 617005 # number of overall MSHR misses 209210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_misses::total 2504051 # number of overall MSHR misses 209310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 90 # number of ReadReq MSHR uncacheable 209410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 5083 # number of ReadReq MSHR uncacheable 209510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::total 5173 # number of ReadReq MSHR uncacheable 209610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 5087 # number of WriteReq MSHR uncacheable 209710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::total 5087 # number of WriteReq MSHR uncacheable 209810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 90 # number of overall MSHR uncacheable misses 209910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 10170 # number of overall MSHR uncacheable misses 210010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::total 10260 # number of overall MSHR uncacheable misses 210110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 255658756 # number of ReadReq MSHR miss cycles 210210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 206438003 # number of ReadReq MSHR miss cycles 210310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 15587531792 # number of ReadReq MSHR miss cycles 210410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 20464504451 # number of ReadReq MSHR miss cycles 210510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 36514133002 # number of ReadReq MSHR miss cycles 210610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 19899573281 # number of HardPFReq MSHR miss cycles 210710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 19899573281 # number of HardPFReq MSHR miss cycles 210810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 7445733077 # number of WriteInvalidateReq MSHR miss cycles 210910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::total 7445733077 # number of WriteInvalidateReq MSHR miss cycles 211010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 2687293206 # number of UpgradeReq MSHR miss cycles 211110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 2687293206 # number of UpgradeReq MSHR miss cycles 211210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2230899638 # number of SCUpgradeReq MSHR miss cycles 211310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2230899638 # number of SCUpgradeReq MSHR miss cycles 211410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 2142999 # number of SCUpgradeFailReq MSHR miss cycles 211510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2142999 # number of SCUpgradeFailReq MSHR miss cycles 211610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 6831385140 # number of ReadExReq MSHR miss cycles 211710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 6831385140 # number of ReadExReq MSHR miss cycles 211810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 255658756 # number of demand (read+write) MSHR miss cycles 211910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 206438003 # number of demand (read+write) MSHR miss cycles 212010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 15587531792 # number of demand (read+write) MSHR miss cycles 212110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 27295889591 # number of demand (read+write) MSHR miss cycles 212210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::total 43345518142 # number of demand (read+write) MSHR miss cycles 212310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 255658756 # number of overall MSHR miss cycles 212410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 206438003 # number of overall MSHR miss cycles 212510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 15587531792 # number of overall MSHR miss cycles 212610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 27295889591 # number of overall MSHR miss cycles 212710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 19899573281 # number of overall MSHR miss cycles 212810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::total 63245091423 # number of overall MSHR miss cycles 212910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 7792000 # number of ReadReq MSHR uncacheable cycles 213010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 477441500 # number of ReadReq MSHR uncacheable cycles 213110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 485233500 # number of ReadReq MSHR uncacheable cycles 213210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 545217001 # number of WriteReq MSHR uncacheable cycles 213310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 545217001 # number of WriteReq MSHR uncacheable cycles 213410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 7792000 # number of overall MSHR uncacheable cycles 213510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 1022658501 # number of overall MSHR uncacheable cycles 213610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 1030450501 # number of overall MSHR uncacheable cycles 213710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.023583 # mshr miss rate for ReadReq accesses 213810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.053102 # mshr miss rate for ReadReq accesses 213910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.085003 # mshr miss rate for ReadReq accesses 214010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.264224 # mshr miss rate for ReadReq accesses 214110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.131493 # mshr miss rate for ReadReq accesses 214210585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 214310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 214410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.577695 # mshr miss rate for WriteInvalidateReq accesses 214510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_mshr_miss_rate::total 0.577695 # mshr miss rate for WriteInvalidateReq accesses 214610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.698971 # mshr miss rate for UpgradeReq accesses 214710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.698971 # mshr miss rate for UpgradeReq accesses 214810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.816038 # mshr miss rate for SCUpgradeReq accesses 214910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.816038 # mshr miss rate for SCUpgradeReq accesses 215010636Snilay@cs.wisc.edusystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 215110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 215210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.230225 # mshr miss rate for ReadExReq accesses 215310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.230225 # mshr miss rate for ReadExReq accesses 215410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.023583 # mshr miss rate for demand accesses 215510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.053102 # mshr miss rate for demand accesses 215610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.085003 # mshr miss rate for demand accesses 215710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.256682 # mshr miss rate for demand accesses 215810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.138649 # mshr miss rate for demand accesses 215910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.023583 # mshr miss rate for overall accesses 216010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.053102 # mshr miss rate for overall accesses 216110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.085003 # mshr miss rate for overall accesses 216210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.256682 # mshr miss rate for overall accesses 216310585Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 216410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.183983 # mshr miss rate for overall accesses 216510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 23224.814317 # average ReadReq mshr miss latency 216610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 26616.555312 # average ReadReq mshr miss latency 216710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 21446.619582 # average ReadReq mshr miss latency 216810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 22381.061927 # average ReadReq mshr miss latency 216910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 21997.300501 # average ReadReq mshr miss latency 217010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 32251.883341 # average HardPFReq mshr miss latency 217110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 32251.883341 # average HardPFReq mshr miss latency 217210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 30868.772240 # average WriteInvalidateReq mshr miss latency 217310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total 30868.772240 # average WriteInvalidateReq mshr miss latency 217410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19324.564083 # average UpgradeReq mshr miss latency 217510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19324.564083 # average UpgradeReq mshr miss latency 217610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 14558.396990 # average SCUpgradeReq mshr miss latency 217710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 14558.396990 # average SCUpgradeReq mshr miss latency 217810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 714333 # average SCUpgradeFailReq mshr miss latency 217910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 714333 # average SCUpgradeFailReq mshr miss latency 218010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 30079.764078 # average ReadExReq mshr miss latency 218110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 30079.764078 # average ReadExReq mshr miss latency 218210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 23224.814317 # average overall mshr miss latency 218310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 26616.555312 # average overall mshr miss latency 218410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 21446.619582 # average overall mshr miss latency 218510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 23912.802013 # average overall mshr miss latency 218610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 22970.037902 # average overall mshr miss latency 218710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 23224.814317 # average overall mshr miss latency 218810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 26616.555312 # average overall mshr miss latency 218910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 21446.619582 # average overall mshr miss latency 219010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 23912.802013 # average overall mshr miss latency 219110827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 32251.883341 # average overall mshr miss latency 219210827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 25257.109948 # average overall mshr miss latency 219310827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 86577.777778 # average ReadReq mshr uncacheable latency 219410827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 93929.077317 # average ReadReq mshr uncacheable latency 219510827Sandreas.hansson@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 93801.179200 # average ReadReq mshr uncacheable latency 219610827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 107178.494397 # average WriteReq mshr uncacheable latency 219710827Sandreas.hansson@arm.comsystem.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 107178.494397 # average WriteReq mshr uncacheable latency 219810827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 86577.777778 # average overall mshr uncacheable latency 219910827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 100556.391445 # average overall mshr uncacheable latency 220010827Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 100433.772027 # average overall mshr uncacheable latency 220110585Sandreas.hansson@arm.comsystem.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 220210827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 15242466 # Transaction distribution 220310827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 12851003 # Transaction distribution 220410827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 38250 # Transaction distribution 220510827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 5087 # Transaction distribution 220610827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::Writeback 3038484 # Transaction distribution 220710827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFReq 900400 # Transaction distribution 220810827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 1105427 # Transaction distribution 220910827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteInvalidateResp 417532 # Transaction distribution 221010827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 439071 # Transaction distribution 221110827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 337307 # Transaction distribution 221210827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 446846 # Transaction distribution 221310827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 71 # Transaction distribution 221410827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution 221510827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 1140783 # Transaction distribution 221610827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 991898 # Transaction distribution 221710827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 17100855 # Packet count per connected master and slave (bytes) 221810827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 13710565 # Packet count per connected master and slave (bytes) 221910827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 326713 # Packet count per connected master and slave (bytes) 222010827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1037575 # Packet count per connected master and slave (bytes) 222110827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_count::total 32175708 # Packet count per connected master and slave (bytes) 222210827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 547227328 # Cumulative packet size per connected master and slave (bytes) 222310827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 511521449 # Cumulative packet size per connected master and slave (bytes) 222410827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1168464 # Cumulative packet size per connected master and slave (bytes) 222510827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 3734152 # Cumulative packet size per connected master and slave (bytes) 222610827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.pkt_size::total 1063651393 # Cumulative packet size per connected master and slave (bytes) 222710827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoops 4928167 # Total snoops (count) 222810827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::samples 22242259 # Request fanout histogram 222910827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::mean 1.242416 # Request fanout histogram 223010827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.428544 # Request fanout histogram 223110585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 223210585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 223310827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::1 16850390 75.76% 75.76% # Request fanout histogram 223410827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::2 5391869 24.24% 100.00% # Request fanout histogram 223510585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 223610827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 223710827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 223810827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::total 22242259 # Request fanout histogram 223910827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.occupancy 12259577677 # Layer occupancy (ticks) 224010585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 224110827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.occupancy 163507981 # Layer occupancy (ticks) 224210585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 224310827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.occupancy 12835259097 # Layer occupancy (ticks) 224410585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 224510827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.occupancy 7129308669 # Layer occupancy (ticks) 224610585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 224710827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.occupancy 180853196 # Layer occupancy (ticks) 224810585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 224910827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.occupancy 571040175 # Layer occupancy (ticks) 225010585Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 225110827Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadReq 40383 # Transaction distribution 225210827Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadResp 40383 # Transaction distribution 225310827Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 136956 # Transaction distribution 225410827Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 29972 # Transaction distribution 225510765Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteInvalidateResp 106984 # Transaction distribution 225610827Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47768 # Packet count per connected master and slave (bytes) 225710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 225810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 225910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 226010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 226110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 226210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 226310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 226410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 226510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 226610765Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29756 # Packet count per connected master and slave (bytes) 226710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) 226810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 226910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) 227010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 227110827Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122858 # Packet count per connected master and slave (bytes) 227210765Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231740 # Packet count per connected master and slave (bytes) 227310765Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231740 # Packet count per connected master and slave (bytes) 227410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 227510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 227610827Sandreas.hansson@arm.comsystem.iobus.pkt_count::total 354678 # Packet count per connected master and slave (bytes) 227710827Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47788 # Cumulative packet size per connected master and slave (bytes) 227810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 227910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 228010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 228110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 228210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 228310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 228410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 228510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 228610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 228710765Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17674 # Cumulative packet size per connected master and slave (bytes) 228810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes) 228910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 229010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) 229110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 229210827Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155896 # Cumulative packet size per connected master and slave (bytes) 229310765Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7355312 # Cumulative packet size per connected master and slave (bytes) 229410765Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7355312 # Cumulative packet size per connected master and slave (bytes) 229510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 229610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 229710827Sandreas.hansson@arm.comsystem.iobus.pkt_size::total 7513294 # Cumulative packet size per connected master and slave (bytes) 229810827Sandreas.hansson@arm.comsystem.iobus.reqLayer0.occupancy 36287000 # Layer occupancy (ticks) 229910585Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 230010585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) 230110585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 230210585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks) 230310585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 230410585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks) 230510585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 230610585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) 230710585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 230810585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) 230910585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 231010585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) 231110585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 231210585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) 231310585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 231410585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks) 231510585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 231610585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) 231710585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 231810765Sandreas.hansson@arm.comsystem.iobus.reqLayer23.occupancy 22103000 # Layer occupancy (ticks) 231910585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 232010585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks) 232110585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 232210585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks) 232310585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 232410585Sandreas.hansson@arm.comsystem.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) 232510585Sandreas.hansson@arm.comsystem.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 232610827Sandreas.hansson@arm.comsystem.iobus.reqLayer27.occupancy 608916622 # Layer occupancy (ticks) 232710585Sandreas.hansson@arm.comsystem.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 232810585Sandreas.hansson@arm.comsystem.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) 232910585Sandreas.hansson@arm.comsystem.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 233010827Sandreas.hansson@arm.comsystem.iobus.respLayer0.occupancy 92889000 # Layer occupancy (ticks) 233110585Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 233210827Sandreas.hansson@arm.comsystem.iobus.respLayer3.occupancy 148804483 # Layer occupancy (ticks) 233310585Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 233410827Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170500 # Layer occupancy (ticks) 233510585Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 233610827Sandreas.hansson@arm.comsystem.iocache.tags.replacements 115850 # number of replacements 233710827Sandreas.hansson@arm.comsystem.iocache.tags.tagsinuse 11.297267 # Cycle average of tags in use 233810585Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 233910827Sandreas.hansson@arm.comsystem.iocache.tags.sampled_refs 115866 # Sample count of references to valid blocks. 234010585Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 234110827Sandreas.hansson@arm.comsystem.iocache.tags.warmup_cycle 9129662020000 # Cycle when the warmup percentage was hit. 234210827Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 3.840346 # Average occupied blocks per requestor 234310827Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ide 7.456922 # Average occupied blocks per requestor 234410827Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ethernet 0.240022 # Average percentage of cache occupancy 234510827Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.466058 # Average percentage of cache occupancy 234610827Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::total 0.706079 # Average percentage of cache occupancy 234710585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 234810827Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 234910585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 235010765Sandreas.hansson@arm.comsystem.iocache.tags.tag_accesses 1043187 # Number of tag accesses 235110765Sandreas.hansson@arm.comsystem.iocache.tags.data_accesses 1043187 # Number of data accesses 235210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 235310765Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ide 8886 # number of ReadReq misses 235410765Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::total 8923 # number of ReadReq misses 235510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 235610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 235710765Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_misses::realview.ide 106984 # number of WriteInvalidateReq misses 235810765Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_misses::total 106984 # number of WriteInvalidateReq misses 235910585Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 236010765Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ide 8886 # number of demand (read+write) misses 236110765Sandreas.hansson@arm.comsystem.iocache.demand_misses::total 8926 # number of demand (read+write) misses 236210585Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 236310765Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ide 8886 # number of overall misses 236410765Sandreas.hansson@arm.comsystem.iocache.overall_misses::total 8926 # number of overall misses 236510827Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5219500 # number of ReadReq miss cycles 236610827Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1645546182 # number of ReadReq miss cycles 236710827Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::total 1650765682 # number of ReadReq miss cycles 236810726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 236910726Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 237010827Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_latency::realview.ide 19952013957 # number of WriteInvalidateReq miss cycles 237110827Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_latency::total 19952013957 # number of WriteInvalidateReq miss cycles 237210827Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5588500 # number of demand (read+write) miss cycles 237310827Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ide 1645546182 # number of demand (read+write) miss cycles 237410827Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::total 1651134682 # number of demand (read+write) miss cycles 237510827Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5588500 # number of overall miss cycles 237610827Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ide 1645546182 # number of overall miss cycles 237710827Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::total 1651134682 # number of overall miss cycles 237810585Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 237910765Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8886 # number of ReadReq accesses(hits+misses) 238010765Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::total 8923 # number of ReadReq accesses(hits+misses) 238110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 238210585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 238310765Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_accesses::realview.ide 106984 # number of WriteInvalidateReq accesses(hits+misses) 238410765Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_accesses::total 106984 # number of WriteInvalidateReq accesses(hits+misses) 238510585Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 238610765Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ide 8886 # number of demand (read+write) accesses 238710765Sandreas.hansson@arm.comsystem.iocache.demand_accesses::total 8926 # number of demand (read+write) accesses 238810585Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 238910765Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ide 8886 # number of overall (read+write) accesses 239010765Sandreas.hansson@arm.comsystem.iocache.overall_accesses::total 8926 # number of overall (read+write) accesses 239110585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 239210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 239310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 239410585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 239510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 239610585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_rate::realview.ide 1 # miss rate for WriteInvalidateReq accesses 239710585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_miss_rate::total 1 # miss rate for WriteInvalidateReq accesses 239810585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 239910585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 240010585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 240110585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 240210585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 240310585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 240410827Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 141067.567568 # average ReadReq miss latency 240510827Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 185184.130317 # average ReadReq miss latency 240610827Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 185001.197131 # average ReadReq miss latency 240710726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 240810726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 240910827Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 186495.307308 # average WriteInvalidateReq miss latency 241010827Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_avg_miss_latency::total 186495.307308 # average WriteInvalidateReq miss latency 241110827Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 139712.500000 # average overall miss latency 241210827Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 185184.130317 # average overall miss latency 241310827Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::total 184980.358727 # average overall miss latency 241410827Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 139712.500000 # average overall miss latency 241510827Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 185184.130317 # average overall miss latency 241610827Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::total 184980.358727 # average overall miss latency 241710827Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_mshrs 111929 # number of cycles access was blocked 241810585Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 241910827Sandreas.hansson@arm.comsystem.iocache.blocked::no_mshrs 16372 # number of cycles access was blocked 242010585Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 242110827Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 6.836611 # average number of cycles each access was blocked 242210585Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 242310585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 242410585Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 242510827Sandreas.hansson@arm.comsystem.iocache.writebacks::writebacks 106949 # number of writebacks 242610827Sandreas.hansson@arm.comsystem.iocache.writebacks::total 106949 # number of writebacks 242710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 242810765Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8886 # number of ReadReq MSHR misses 242910765Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::total 8923 # number of ReadReq MSHR misses 243010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 243110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 243210765Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_misses::realview.ide 106984 # number of WriteInvalidateReq MSHR misses 243310765Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_misses::total 106984 # number of WriteInvalidateReq MSHR misses 243410585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 243510765Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ide 8886 # number of demand (read+write) MSHR misses 243610765Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::total 8926 # number of demand (read+write) MSHR misses 243710585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 243810765Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ide 8886 # number of overall MSHR misses 243910765Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::total 8926 # number of overall MSHR misses 244010827Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3294500 # number of ReadReq MSHR miss cycles 244110827Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1182279102 # number of ReadReq MSHR miss cycles 244210827Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1185573602 # number of ReadReq MSHR miss cycles 244310726Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 213000 # number of WriteReq MSHR miss cycles 244410726Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 213000 # number of WriteReq MSHR miss cycles 244510827Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 14388800003 # number of WriteInvalidateReq MSHR miss cycles 244610827Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_miss_latency::total 14388800003 # number of WriteInvalidateReq MSHR miss cycles 244710827Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3507500 # number of demand (read+write) MSHR miss cycles 244810827Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 1182279102 # number of demand (read+write) MSHR miss cycles 244910827Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::total 1185786602 # number of demand (read+write) MSHR miss cycles 245010827Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3507500 # number of overall MSHR miss cycles 245110827Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 1182279102 # number of overall MSHR miss cycles 245210827Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::total 1185786602 # number of overall MSHR miss cycles 245310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 245410585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 245510585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 245610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 245710585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 245810585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteInvalidateReq accesses 245910585Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_mshr_miss_rate::total 1 # mshr miss rate for WriteInvalidateReq accesses 246010585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 246110585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 246210585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 246310585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 246410585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 246510585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 246610827Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 89040.540541 # average ReadReq mshr miss latency 246710827Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 133049.640108 # average ReadReq mshr miss latency 246810827Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 132867.152527 # average ReadReq mshr miss latency 246910726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 71000 # average WriteReq mshr miss latency 247010726Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 71000 # average WriteReq mshr miss latency 247110827Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 134494.877767 # average WriteInvalidateReq mshr miss latency 247210827Sandreas.hansson@arm.comsystem.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 134494.877767 # average WriteInvalidateReq mshr miss latency 247310827Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 87687.500000 # average overall mshr miss latency 247410827Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 133049.640108 # average overall mshr miss latency 247510827Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 132846.359175 # average overall mshr miss latency 247610827Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 87687.500000 # average overall mshr miss latency 247710827Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 133049.640108 # average overall mshr miss latency 247810827Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 132846.359175 # average overall mshr miss latency 247910585Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 248010827Sandreas.hansson@arm.comsystem.l2c.tags.replacements 1147719 # number of replacements 248110827Sandreas.hansson@arm.comsystem.l2c.tags.tagsinuse 64326.028489 # Cycle average of tags in use 248210827Sandreas.hansson@arm.comsystem.l2c.tags.total_refs 4694874 # Total number of references to valid blocks. 248310827Sandreas.hansson@arm.comsystem.l2c.tags.sampled_refs 1208975 # Sample count of references to valid blocks. 248410827Sandreas.hansson@arm.comsystem.l2c.tags.avg_refs 3.883351 # Average number of references to valid blocks. 248510827Sandreas.hansson@arm.comsystem.l2c.tags.warmup_cycle 8775850000 # Cycle when the warmup percentage was hit. 248610827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::writebacks 21201.345204 # Average occupied blocks per requestor 248710827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 99.174306 # Average occupied blocks per requestor 248810827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 102.969089 # Average occupied blocks per requestor 248910827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.inst 6287.304380 # Average occupied blocks per requestor 249010827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.data 9789.287555 # Average occupied blocks per requestor 249110827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 7119.681672 # Average occupied blocks per requestor 249210827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 173.781032 # Average occupied blocks per requestor 249310827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.itb.walker 211.002205 # Average occupied blocks per requestor 249410827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.inst 4753.478760 # Average occupied blocks per requestor 249510827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.data 6062.523137 # Average occupied blocks per requestor 249610827Sandreas.hansson@arm.comsystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 8525.481150 # Average occupied blocks per requestor 249710827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::writebacks 0.323507 # Average percentage of cache occupancy 249810827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.001513 # Average percentage of cache occupancy 249910827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.001571 # Average percentage of cache occupancy 250010827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.inst 0.095937 # Average percentage of cache occupancy 250110827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.data 0.149373 # Average percentage of cache occupancy 250210827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.108638 # Average percentage of cache occupancy 250310827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.002652 # Average percentage of cache occupancy 250410827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.itb.walker 0.003220 # Average percentage of cache occupancy 250510827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.inst 0.072532 # Average percentage of cache occupancy 250610827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.data 0.092507 # Average percentage of cache occupancy 250710827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.130089 # Average percentage of cache occupancy 250810827Sandreas.hansson@arm.comsystem.l2c.tags.occ_percent::total 0.981537 # Average percentage of cache occupancy 250910827Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1022 9955 # Occupied blocks per task id 251010827Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1023 220 # Occupied blocks per task id 251110827Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_blocks::1024 51081 # Occupied blocks per task id 251210827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::0 63 # Occupied blocks per task id 251310827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::1 299 # Occupied blocks per task id 251410827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::2 192 # Occupied blocks per task id 251510827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::3 1433 # Occupied blocks per task id 251610827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1022::4 7968 # Occupied blocks per task id 251710827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::3 5 # Occupied blocks per task id 251810827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1023::4 215 # Occupied blocks per task id 251910827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id 252010827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::1 225 # Occupied blocks per task id 252110827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::2 2117 # Occupied blocks per task id 252210827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::3 11769 # Occupied blocks per task id 252310827Sandreas.hansson@arm.comsystem.l2c.tags.age_task_id_blocks_1024::4 36932 # Occupied blocks per task id 252410827Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1022 0.151901 # Percentage of cache occupancy per task id 252510827Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1023 0.003357 # Percentage of cache occupancy per task id 252610827Sandreas.hansson@arm.comsystem.l2c.tags.occ_task_id_percent::1024 0.779434 # Percentage of cache occupancy per task id 252710827Sandreas.hansson@arm.comsystem.l2c.tags.tag_accesses 59123537 # Number of tag accesses 252810827Sandreas.hansson@arm.comsystem.l2c.tags.data_accesses 59123537 # Number of data accesses 252910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.dtb.walker 6743 # number of ReadReq hits 253010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.itb.walker 4986 # number of ReadReq hits 253110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.inst 715760 # number of ReadReq hits 253210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.data 559628 # number of ReadReq hits 253310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 328609 # number of ReadReq hits 253410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.dtb.walker 6048 # number of ReadReq hits 253510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.itb.walker 4129 # number of ReadReq hits 253610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.inst 682361 # number of ReadReq hits 253710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.data 522413 # number of ReadReq hits 253810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 303271 # number of ReadReq hits 253910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_hits::total 3133948 # number of ReadReq hits 254010827Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::writebacks 2214381 # number of Writeback hits 254110827Sandreas.hansson@arm.comsystem.l2c.Writeback_hits::total 2214381 # number of Writeback hits 254210827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_hits::cpu0.data 145887 # number of WriteInvalidateReq hits 254310827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_hits::cpu1.data 132101 # number of WriteInvalidateReq hits 254410827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_hits::total 277988 # number of WriteInvalidateReq hits 254510827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 29325 # number of UpgradeReq hits 254610827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 26221 # number of UpgradeReq hits 254710827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_hits::total 55546 # number of UpgradeReq hits 254810827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 6410 # number of SCUpgradeReq hits 254910827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 5303 # number of SCUpgradeReq hits 255010827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_hits::total 11713 # number of SCUpgradeReq hits 255110827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 57124 # number of ReadExReq hits 255210827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 48409 # number of ReadExReq hits 255310827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_hits::total 105533 # number of ReadExReq hits 255410827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.dtb.walker 6743 # number of demand (read+write) hits 255510827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.itb.walker 4986 # number of demand (read+write) hits 255610827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.inst 715760 # number of demand (read+write) hits 255710827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.data 616752 # number of demand (read+write) hits 255810827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu0.l2cache.prefetcher 328609 # number of demand (read+write) hits 255910827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.dtb.walker 6048 # number of demand (read+write) hits 256010827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.itb.walker 4129 # number of demand (read+write) hits 256110827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.inst 682361 # number of demand (read+write) hits 256210827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.data 570822 # number of demand (read+write) hits 256310827Sandreas.hansson@arm.comsystem.l2c.demand_hits::cpu1.l2cache.prefetcher 303271 # number of demand (read+write) hits 256410827Sandreas.hansson@arm.comsystem.l2c.demand_hits::total 3239481 # number of demand (read+write) hits 256510827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.dtb.walker 6743 # number of overall hits 256610827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.itb.walker 4986 # number of overall hits 256710827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.inst 715760 # number of overall hits 256810827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.data 616752 # number of overall hits 256910827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu0.l2cache.prefetcher 328609 # number of overall hits 257010827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.dtb.walker 6048 # number of overall hits 257110827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.itb.walker 4129 # number of overall hits 257210827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.inst 682361 # number of overall hits 257310827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.data 570822 # number of overall hits 257410827Sandreas.hansson@arm.comsystem.l2c.overall_hits::cpu1.l2cache.prefetcher 303271 # number of overall hits 257510827Sandreas.hansson@arm.comsystem.l2c.overall_hits::total 3239481 # number of overall hits 257610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.dtb.walker 1023 # number of ReadReq misses 257710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.itb.walker 1006 # number of ReadReq misses 257810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.inst 70277 # number of ReadReq misses 257910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.data 119509 # number of ReadReq misses 258010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 168399 # number of ReadReq misses 258110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.dtb.walker 1111 # number of ReadReq misses 258210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.itb.walker 1082 # number of ReadReq misses 258310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.inst 44445 # number of ReadReq misses 258410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.data 78155 # number of ReadReq misses 258510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 124967 # number of ReadReq misses 258610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_misses::total 609974 # number of ReadReq misses 258710827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_misses::cpu0.data 434854 # number of WriteInvalidateReq misses 258810827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_misses::cpu1.data 99438 # number of WriteInvalidateReq misses 258910827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_misses::total 534292 # number of WriteInvalidateReq misses 259010827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 45074 # number of UpgradeReq misses 259110827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 42732 # number of UpgradeReq misses 259210827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_misses::total 87806 # number of UpgradeReq misses 259310827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 9265 # number of SCUpgradeReq misses 259410827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 7405 # number of SCUpgradeReq misses 259510827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_misses::total 16670 # number of SCUpgradeReq misses 259610827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 70615 # number of ReadExReq misses 259710827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 44107 # number of ReadExReq misses 259810827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_misses::total 114722 # number of ReadExReq misses 259910827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.dtb.walker 1023 # number of demand (read+write) misses 260010827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.itb.walker 1006 # number of demand (read+write) misses 260110827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.inst 70277 # number of demand (read+write) misses 260210827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.data 190124 # number of demand (read+write) misses 260310827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu0.l2cache.prefetcher 168399 # number of demand (read+write) misses 260410827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.dtb.walker 1111 # number of demand (read+write) misses 260510827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.itb.walker 1082 # number of demand (read+write) misses 260610827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.inst 44445 # number of demand (read+write) misses 260710827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.data 122262 # number of demand (read+write) misses 260810827Sandreas.hansson@arm.comsystem.l2c.demand_misses::cpu1.l2cache.prefetcher 124967 # number of demand (read+write) misses 260910827Sandreas.hansson@arm.comsystem.l2c.demand_misses::total 724696 # number of demand (read+write) misses 261010827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.dtb.walker 1023 # number of overall misses 261110827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.itb.walker 1006 # number of overall misses 261210827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.inst 70277 # number of overall misses 261310827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.data 190124 # number of overall misses 261410827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu0.l2cache.prefetcher 168399 # number of overall misses 261510827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.dtb.walker 1111 # number of overall misses 261610827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.itb.walker 1082 # number of overall misses 261710827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.inst 44445 # number of overall misses 261810827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.data 122262 # number of overall misses 261910827Sandreas.hansson@arm.comsystem.l2c.overall_misses::cpu1.l2cache.prefetcher 124967 # number of overall misses 262010827Sandreas.hansson@arm.comsystem.l2c.overall_misses::total 724696 # number of overall misses 262110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.dtb.walker 90170503 # number of ReadReq miss cycles 262210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.itb.walker 86831257 # number of ReadReq miss cycles 262310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.inst 5869737346 # number of ReadReq miss cycles 262410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.data 10761538889 # number of ReadReq miss cycles 262510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 21763176095 # number of ReadReq miss cycles 262610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.dtb.walker 95166250 # number of ReadReq miss cycles 262710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.itb.walker 96017000 # number of ReadReq miss cycles 262810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.inst 3692339104 # number of ReadReq miss cycles 262910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.data 6847833445 # number of ReadReq miss cycles 263010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 15053704575 # number of ReadReq miss cycles 263110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_latency::total 64356514464 # number of ReadReq miss cycles 263210827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_latency::cpu0.data 50866916 # number of WriteInvalidateReq miss cycles 263310827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_latency::cpu1.data 43440127 # number of WriteInvalidateReq miss cycles 263410827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_latency::total 94307043 # number of WriteInvalidateReq miss cycles 263510827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 280117177 # number of UpgradeReq miss cycles 263610827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 285028454 # number of UpgradeReq miss cycles 263710827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_latency::total 565145631 # number of UpgradeReq miss cycles 263810827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 53423811 # number of SCUpgradeReq miss cycles 263910827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 47784487 # number of SCUpgradeReq miss cycles 264010827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_latency::total 101208298 # number of SCUpgradeReq miss cycles 264110827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 6307677426 # number of ReadExReq miss cycles 264210827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 3604652546 # number of ReadExReq miss cycles 264310827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_latency::total 9912329972 # number of ReadExReq miss cycles 264410827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.dtb.walker 90170503 # number of demand (read+write) miss cycles 264510827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.itb.walker 86831257 # number of demand (read+write) miss cycles 264610827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.inst 5869737346 # number of demand (read+write) miss cycles 264710827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.data 17069216315 # number of demand (read+write) miss cycles 264810827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 21763176095 # number of demand (read+write) miss cycles 264910827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.dtb.walker 95166250 # number of demand (read+write) miss cycles 265010827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.itb.walker 96017000 # number of demand (read+write) miss cycles 265110827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.inst 3692339104 # number of demand (read+write) miss cycles 265210827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.data 10452485991 # number of demand (read+write) miss cycles 265310827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 15053704575 # number of demand (read+write) miss cycles 265410827Sandreas.hansson@arm.comsystem.l2c.demand_miss_latency::total 74268844436 # number of demand (read+write) miss cycles 265510827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.dtb.walker 90170503 # number of overall miss cycles 265610827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.itb.walker 86831257 # number of overall miss cycles 265710827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.inst 5869737346 # number of overall miss cycles 265810827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.data 17069216315 # number of overall miss cycles 265910827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 21763176095 # number of overall miss cycles 266010827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.dtb.walker 95166250 # number of overall miss cycles 266110827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.itb.walker 96017000 # number of overall miss cycles 266210827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.inst 3692339104 # number of overall miss cycles 266310827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.data 10452485991 # number of overall miss cycles 266410827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 15053704575 # number of overall miss cycles 266510827Sandreas.hansson@arm.comsystem.l2c.overall_miss_latency::total 74268844436 # number of overall miss cycles 266610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.dtb.walker 7766 # number of ReadReq accesses(hits+misses) 266710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.itb.walker 5992 # number of ReadReq accesses(hits+misses) 266810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.inst 786037 # number of ReadReq accesses(hits+misses) 266910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.data 679137 # number of ReadReq accesses(hits+misses) 267010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 497008 # number of ReadReq accesses(hits+misses) 267110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.dtb.walker 7159 # number of ReadReq accesses(hits+misses) 267210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.itb.walker 5211 # number of ReadReq accesses(hits+misses) 267310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.inst 726806 # number of ReadReq accesses(hits+misses) 267410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.data 600568 # number of ReadReq accesses(hits+misses) 267510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 428238 # number of ReadReq accesses(hits+misses) 267610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_accesses::total 3743922 # number of ReadReq accesses(hits+misses) 267710827Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::writebacks 2214381 # number of Writeback accesses(hits+misses) 267810827Sandreas.hansson@arm.comsystem.l2c.Writeback_accesses::total 2214381 # number of Writeback accesses(hits+misses) 267910827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_accesses::cpu0.data 580741 # number of WriteInvalidateReq accesses(hits+misses) 268010827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_accesses::cpu1.data 231539 # number of WriteInvalidateReq accesses(hits+misses) 268110827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_accesses::total 812280 # number of WriteInvalidateReq accesses(hits+misses) 268210827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 74399 # number of UpgradeReq accesses(hits+misses) 268310827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 68953 # number of UpgradeReq accesses(hits+misses) 268410827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_accesses::total 143352 # number of UpgradeReq accesses(hits+misses) 268510827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 15675 # number of SCUpgradeReq accesses(hits+misses) 268610827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 12708 # number of SCUpgradeReq accesses(hits+misses) 268710827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_accesses::total 28383 # number of SCUpgradeReq accesses(hits+misses) 268810827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 127739 # number of ReadExReq accesses(hits+misses) 268910827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 92516 # number of ReadExReq accesses(hits+misses) 269010827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_accesses::total 220255 # number of ReadExReq accesses(hits+misses) 269110827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.dtb.walker 7766 # number of demand (read+write) accesses 269210827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.itb.walker 5992 # number of demand (read+write) accesses 269310827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.inst 786037 # number of demand (read+write) accesses 269410827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.data 806876 # number of demand (read+write) accesses 269510827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 497008 # number of demand (read+write) accesses 269610827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.dtb.walker 7159 # number of demand (read+write) accesses 269710827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.itb.walker 5211 # number of demand (read+write) accesses 269810827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.inst 726806 # number of demand (read+write) accesses 269910827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.data 693084 # number of demand (read+write) accesses 270010827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 428238 # number of demand (read+write) accesses 270110827Sandreas.hansson@arm.comsystem.l2c.demand_accesses::total 3964177 # number of demand (read+write) accesses 270210827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.dtb.walker 7766 # number of overall (read+write) accesses 270310827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.itb.walker 5992 # number of overall (read+write) accesses 270410827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.inst 786037 # number of overall (read+write) accesses 270510827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.data 806876 # number of overall (read+write) accesses 270610827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 497008 # number of overall (read+write) accesses 270710827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.dtb.walker 7159 # number of overall (read+write) accesses 270810827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.itb.walker 5211 # number of overall (read+write) accesses 270910827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.inst 726806 # number of overall (read+write) accesses 271010827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.data 693084 # number of overall (read+write) accesses 271110827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 428238 # number of overall (read+write) accesses 271210827Sandreas.hansson@arm.comsystem.l2c.overall_accesses::total 3964177 # number of overall (read+write) accesses 271310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.131728 # miss rate for ReadReq accesses 271410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.167891 # miss rate for ReadReq accesses 271510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.inst 0.089407 # miss rate for ReadReq accesses 271610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.data 0.175972 # miss rate for ReadReq accesses 271710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.338826 # miss rate for ReadReq accesses 271810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.155189 # miss rate for ReadReq accesses 271910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.207638 # miss rate for ReadReq accesses 272010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.inst 0.061151 # miss rate for ReadReq accesses 272110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.data 0.130135 # miss rate for ReadReq accesses 272210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.291817 # miss rate for ReadReq accesses 272310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_miss_rate::total 0.162924 # miss rate for ReadReq accesses 272410827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_rate::cpu0.data 0.748792 # miss rate for WriteInvalidateReq accesses 272510827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_rate::cpu1.data 0.429465 # miss rate for WriteInvalidateReq accesses 272610827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_miss_rate::total 0.657768 # miss rate for WriteInvalidateReq accesses 272710827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.605841 # miss rate for UpgradeReq accesses 272810827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.619726 # miss rate for UpgradeReq accesses 272910827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.612520 # miss rate for UpgradeReq accesses 273010827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.591069 # miss rate for SCUpgradeReq accesses 273110827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.582704 # miss rate for SCUpgradeReq accesses 273210827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.587323 # miss rate for SCUpgradeReq accesses 273310827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.552807 # miss rate for ReadExReq accesses 273410827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.476750 # miss rate for ReadExReq accesses 273510827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.520860 # miss rate for ReadExReq accesses 273610827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.131728 # miss rate for demand accesses 273710827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.167891 # miss rate for demand accesses 273810827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.089407 # miss rate for demand accesses 273910827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.235630 # miss rate for demand accesses 274010827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.338826 # miss rate for demand accesses 274110827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.155189 # miss rate for demand accesses 274210827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.itb.walker 0.207638 # miss rate for demand accesses 274310827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.061151 # miss rate for demand accesses 274410827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.176403 # miss rate for demand accesses 274510827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.291817 # miss rate for demand accesses 274610827Sandreas.hansson@arm.comsystem.l2c.demand_miss_rate::total 0.182811 # miss rate for demand accesses 274710827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.131728 # miss rate for overall accesses 274810827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.167891 # miss rate for overall accesses 274910827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.089407 # miss rate for overall accesses 275010827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.235630 # miss rate for overall accesses 275110827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.338826 # miss rate for overall accesses 275210827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.155189 # miss rate for overall accesses 275310827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.itb.walker 0.207638 # miss rate for overall accesses 275410827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.061151 # miss rate for overall accesses 275510827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.176403 # miss rate for overall accesses 275610827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.291817 # miss rate for overall accesses 275710827Sandreas.hansson@arm.comsystem.l2c.overall_miss_rate::total 0.182811 # miss rate for overall accesses 275810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 88143.209189 # average ReadReq miss latency 275910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 86313.376740 # average ReadReq miss latency 276010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.inst 83522.878694 # average ReadReq miss latency 276110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.data 90047.936883 # average ReadReq miss latency 276210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 129235.779874 # average ReadReq miss latency 276310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 85658.190819 # average ReadReq miss latency 276410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 88740.295749 # average ReadReq miss latency 276510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.inst 83076.591383 # average ReadReq miss latency 276610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.data 87618.622545 # average ReadReq miss latency 276710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 120461.438420 # average ReadReq miss latency 276810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_miss_latency::total 105506.979747 # average ReadReq miss latency 276910827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_miss_latency::cpu0.data 116.974700 # average WriteInvalidateReq miss latency 277010827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_miss_latency::cpu1.data 436.856403 # average WriteInvalidateReq miss latency 277110827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_miss_latency::total 176.508432 # average WriteInvalidateReq miss latency 277210827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 6214.606580 # average UpgradeReq miss latency 277310827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6670.140738 # average UpgradeReq miss latency 277410827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::total 6436.298556 # average UpgradeReq miss latency 277510827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 5766.196546 # average SCUpgradeReq miss latency 277610827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 6453.002971 # average SCUpgradeReq miss latency 277710827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 6071.283623 # average SCUpgradeReq miss latency 277810827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 89324.894512 # average ReadExReq miss latency 277910827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 81725.180720 # average ReadExReq miss latency 278010827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_miss_latency::total 86403.043636 # average ReadExReq miss latency 278110827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 88143.209189 # average overall miss latency 278210827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 86313.376740 # average overall miss latency 278310827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 83522.878694 # average overall miss latency 278410827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.data 89779.387742 # average overall miss latency 278510827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 129235.779874 # average overall miss latency 278610827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 85658.190819 # average overall miss latency 278710827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 88740.295749 # average overall miss latency 278810827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 83076.591383 # average overall miss latency 278910827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.data 85492.515998 # average overall miss latency 279010827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 120461.438420 # average overall miss latency 279110827Sandreas.hansson@arm.comsystem.l2c.demand_avg_miss_latency::total 102482.757509 # average overall miss latency 279210827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 88143.209189 # average overall miss latency 279310827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 86313.376740 # average overall miss latency 279410827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 83522.878694 # average overall miss latency 279510827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.data 89779.387742 # average overall miss latency 279610827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 129235.779874 # average overall miss latency 279710827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 85658.190819 # average overall miss latency 279810827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 88740.295749 # average overall miss latency 279910827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 83076.591383 # average overall miss latency 280010827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.data 85492.515998 # average overall miss latency 280110827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 120461.438420 # average overall miss latency 280210827Sandreas.hansson@arm.comsystem.l2c.overall_avg_miss_latency::total 102482.757509 # average overall miss latency 280310827Sandreas.hansson@arm.comsystem.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 280410515SAli.Saidi@ARM.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 280510827Sandreas.hansson@arm.comsystem.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 280610515SAli.Saidi@ARM.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 280710827Sandreas.hansson@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 280810515SAli.Saidi@ARM.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 280910515SAli.Saidi@ARM.comsystem.l2c.fast_writes 0 # number of fast writes performed 281010515SAli.Saidi@ARM.comsystem.l2c.cache_copies 0 # number of cache copies performed 281110827Sandreas.hansson@arm.comsystem.l2c.writebacks::writebacks 874309 # number of writebacks 281210827Sandreas.hansson@arm.comsystem.l2c.writebacks::total 874309 # number of writebacks 281310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu0.inst 170 # number of ReadReq MSHR hits 281410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu0.data 24 # number of ReadReq MSHR hits 281510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu1.inst 144 # number of ReadReq MSHR hits 281610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu1.data 21 # number of ReadReq MSHR hits 281710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::cpu1.l2cache.prefetcher 1 # number of ReadReq MSHR hits 281810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_hits::total 360 # number of ReadReq MSHR hits 281910827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.inst 170 # number of demand (read+write) MSHR hits 282010827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu0.data 24 # number of demand (read+write) MSHR hits 282110827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.inst 144 # number of demand (read+write) MSHR hits 282210827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.data 21 # number of demand (read+write) MSHR hits 282310827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::cpu1.l2cache.prefetcher 1 # number of demand (read+write) MSHR hits 282410827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_hits::total 360 # number of demand (read+write) MSHR hits 282510827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.inst 170 # number of overall MSHR hits 282610827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu0.data 24 # number of overall MSHR hits 282710827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.inst 144 # number of overall MSHR hits 282810827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.data 21 # number of overall MSHR hits 282910827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::cpu1.l2cache.prefetcher 1 # number of overall MSHR hits 283010827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_hits::total 360 # number of overall MSHR hits 283110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1023 # number of ReadReq MSHR misses 283210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.itb.walker 1006 # number of ReadReq MSHR misses 283310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.inst 70107 # number of ReadReq MSHR misses 283410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.data 119485 # number of ReadReq MSHR misses 283510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 168399 # number of ReadReq MSHR misses 283610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1111 # number of ReadReq MSHR misses 283710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1082 # number of ReadReq MSHR misses 283810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.inst 44301 # number of ReadReq MSHR misses 283910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.data 78134 # number of ReadReq MSHR misses 284010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 124966 # number of ReadReq MSHR misses 284110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_misses::total 609614 # number of ReadReq MSHR misses 284210827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_misses::cpu0.data 434854 # number of WriteInvalidateReq MSHR misses 284310827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_misses::cpu1.data 99438 # number of WriteInvalidateReq MSHR misses 284410827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_misses::total 534292 # number of WriteInvalidateReq MSHR misses 284510827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 45074 # number of UpgradeReq MSHR misses 284610827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 42732 # number of UpgradeReq MSHR misses 284710827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_misses::total 87806 # number of UpgradeReq MSHR misses 284810827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 9265 # number of SCUpgradeReq MSHR misses 284910827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 7405 # number of SCUpgradeReq MSHR misses 285010827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::total 16670 # number of SCUpgradeReq MSHR misses 285110827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 70615 # number of ReadExReq MSHR misses 285210827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 44107 # number of ReadExReq MSHR misses 285310827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_misses::total 114722 # number of ReadExReq MSHR misses 285410827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.dtb.walker 1023 # number of demand (read+write) MSHR misses 285510827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.itb.walker 1006 # number of demand (read+write) MSHR misses 285610827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.inst 70107 # number of demand (read+write) MSHR misses 285710827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.data 190100 # number of demand (read+write) MSHR misses 285810827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 168399 # number of demand (read+write) MSHR misses 285910827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.dtb.walker 1111 # number of demand (read+write) MSHR misses 286010827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.itb.walker 1082 # number of demand (read+write) MSHR misses 286110827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.inst 44301 # number of demand (read+write) MSHR misses 286210827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.data 122241 # number of demand (read+write) MSHR misses 286310827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 124966 # number of demand (read+write) MSHR misses 286410827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_misses::total 724336 # number of demand (read+write) MSHR misses 286510827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.dtb.walker 1023 # number of overall MSHR misses 286610827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.itb.walker 1006 # number of overall MSHR misses 286710827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.inst 70107 # number of overall MSHR misses 286810827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.data 190100 # number of overall MSHR misses 286910827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 168399 # number of overall MSHR misses 287010827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.dtb.walker 1111 # number of overall MSHR misses 287110827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.itb.walker 1082 # number of overall MSHR misses 287210827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.inst 44301 # number of overall MSHR misses 287310827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.data 122241 # number of overall MSHR misses 287410827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 124966 # number of overall MSHR misses 287510827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_misses::total 724336 # number of overall MSHR misses 287610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.inst 52307 # number of ReadReq MSHR uncacheable 287710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 33259 # number of ReadReq MSHR uncacheable 287810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.inst 90 # number of ReadReq MSHR uncacheable 287910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 5081 # number of ReadReq MSHR uncacheable 288010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::total 90737 # number of ReadReq MSHR uncacheable 288110827Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 33163 # number of WriteReq MSHR uncacheable 288210827Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 5087 # number of WriteReq MSHR uncacheable 288310827Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable::total 38250 # number of WriteReq MSHR uncacheable 288410827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.inst 52307 # number of overall MSHR uncacheable misses 288510827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 66422 # number of overall MSHR uncacheable misses 288610827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.inst 90 # number of overall MSHR uncacheable misses 288710827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 10168 # number of overall MSHR uncacheable misses 288810827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::total 128987 # number of overall MSHR uncacheable misses 288910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 77296003 # number of ReadReq MSHR miss cycles 289010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 74149743 # number of ReadReq MSHR miss cycles 289110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.inst 4978677404 # number of ReadReq MSHR miss cycles 289210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.data 9263784361 # number of ReadReq MSHR miss cycles 289310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 19697035299 # number of ReadReq MSHR miss cycles 289410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 81192250 # number of ReadReq MSHR miss cycles 289510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 82396000 # number of ReadReq MSHR miss cycles 289610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.inst 3126135146 # number of ReadReq MSHR miss cycles 289710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.data 5867580805 # number of ReadReq MSHR miss cycles 289810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 13516096621 # number of ReadReq MSHR miss cycles 289910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_latency::total 56764343632 # number of ReadReq MSHR miss cycles 290010827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 14608180584 # number of WriteInvalidateReq MSHR miss cycles 290110827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 3180916875 # number of WriteInvalidateReq MSHR miss cycles 290210827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_latency::total 17789097459 # number of WriteInvalidateReq MSHR miss cycles 290310827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 802841847 # number of UpgradeReq MSHR miss cycles 290410827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 760303552 # number of UpgradeReq MSHR miss cycles 290510827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 1563145399 # number of UpgradeReq MSHR miss cycles 290610827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 165105237 # number of SCUpgradeReq MSHR miss cycles 290710827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 131856877 # number of SCUpgradeReq MSHR miss cycles 290810827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 296962114 # number of SCUpgradeReq MSHR miss cycles 290910827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5424714574 # number of ReadExReq MSHR miss cycles 291010827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3052436454 # number of ReadExReq MSHR miss cycles 291110827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::total 8477151028 # number of ReadExReq MSHR miss cycles 291210827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 77296003 # number of demand (read+write) MSHR miss cycles 291310827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 74149743 # number of demand (read+write) MSHR miss cycles 291410827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 4978677404 # number of demand (read+write) MSHR miss cycles 291510827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 14688498935 # number of demand (read+write) MSHR miss cycles 291610827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 19697035299 # number of demand (read+write) MSHR miss cycles 291710827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 81192250 # number of demand (read+write) MSHR miss cycles 291810827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 82396000 # number of demand (read+write) MSHR miss cycles 291910827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 3126135146 # number of demand (read+write) MSHR miss cycles 292010827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 8920017259 # number of demand (read+write) MSHR miss cycles 292110827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 13516096621 # number of demand (read+write) MSHR miss cycles 292210827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_latency::total 65241494660 # number of demand (read+write) MSHR miss cycles 292310827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 77296003 # number of overall MSHR miss cycles 292410827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 74149743 # number of overall MSHR miss cycles 292510827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 4978677404 # number of overall MSHR miss cycles 292610827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 14688498935 # number of overall MSHR miss cycles 292710827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 19697035299 # number of overall MSHR miss cycles 292810827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 81192250 # number of overall MSHR miss cycles 292910827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 82396000 # number of overall MSHR miss cycles 293010827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 3126135146 # number of overall MSHR miss cycles 293110827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 8920017259 # number of overall MSHR miss cycles 293210827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 13516096621 # number of overall MSHR miss cycles 293310827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_latency::total 65241494660 # number of overall MSHR miss cycles 293410726Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 3188012750 # number of ReadReq MSHR uncacheable cycles 293510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 5000535750 # number of ReadReq MSHR uncacheable cycles 293610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5725000 # number of ReadReq MSHR uncacheable cycles 293710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 377455500 # number of ReadReq MSHR uncacheable cycles 293810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 8571729000 # number of ReadReq MSHR uncacheable cycles 293910827Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4829727000 # number of WriteReq MSHR uncacheable cycles 294010827Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 450782500 # number of WriteReq MSHR uncacheable cycles 294110827Sandreas.hansson@arm.comsystem.l2c.WriteReq_mshr_uncacheable_latency::total 5280509500 # number of WriteReq MSHR uncacheable cycles 294210726Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 3188012750 # number of overall MSHR uncacheable cycles 294310827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 9830262750 # number of overall MSHR uncacheable cycles 294410827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5725000 # number of overall MSHR uncacheable cycles 294510827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 828238000 # number of overall MSHR uncacheable cycles 294610827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_latency::total 13852238500 # number of overall MSHR uncacheable cycles 294710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.131728 # mshr miss rate for ReadReq accesses 294810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.167891 # mshr miss rate for ReadReq accesses 294910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.089190 # mshr miss rate for ReadReq accesses 295010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.175937 # mshr miss rate for ReadReq accesses 295110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.338826 # mshr miss rate for ReadReq accesses 295210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.155189 # mshr miss rate for ReadReq accesses 295310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.207638 # mshr miss rate for ReadReq accesses 295410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.060953 # mshr miss rate for ReadReq accesses 295510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.130100 # mshr miss rate for ReadReq accesses 295610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.291814 # mshr miss rate for ReadReq accesses 295710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_miss_rate::total 0.162828 # mshr miss rate for ReadReq accesses 295810827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.748792 # mshr miss rate for WriteInvalidateReq accesses 295910827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.429465 # mshr miss rate for WriteInvalidateReq accesses 296010827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_mshr_miss_rate::total 0.657768 # mshr miss rate for WriteInvalidateReq accesses 296110827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.605841 # mshr miss rate for UpgradeReq accesses 296210827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.619726 # mshr miss rate for UpgradeReq accesses 296310827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.612520 # mshr miss rate for UpgradeReq accesses 296410827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.591069 # mshr miss rate for SCUpgradeReq accesses 296510827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.582704 # mshr miss rate for SCUpgradeReq accesses 296610827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.587323 # mshr miss rate for SCUpgradeReq accesses 296710827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.552807 # mshr miss rate for ReadExReq accesses 296810827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.476750 # mshr miss rate for ReadExReq accesses 296910827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.520860 # mshr miss rate for ReadExReq accesses 297010827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.131728 # mshr miss rate for demand accesses 297110827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.167891 # mshr miss rate for demand accesses 297210827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.089190 # mshr miss rate for demand accesses 297310827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.235600 # mshr miss rate for demand accesses 297410827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.338826 # mshr miss rate for demand accesses 297510827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.155189 # mshr miss rate for demand accesses 297610827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.207638 # mshr miss rate for demand accesses 297710827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.060953 # mshr miss rate for demand accesses 297810827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.176373 # mshr miss rate for demand accesses 297910827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.291814 # mshr miss rate for demand accesses 298010827Sandreas.hansson@arm.comsystem.l2c.demand_mshr_miss_rate::total 0.182720 # mshr miss rate for demand accesses 298110827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.131728 # mshr miss rate for overall accesses 298210827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.167891 # mshr miss rate for overall accesses 298310827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.089190 # mshr miss rate for overall accesses 298410827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.235600 # mshr miss rate for overall accesses 298510827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.338826 # mshr miss rate for overall accesses 298610827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.155189 # mshr miss rate for overall accesses 298710827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.207638 # mshr miss rate for overall accesses 298810827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.060953 # mshr miss rate for overall accesses 298910827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.176373 # mshr miss rate for overall accesses 299010827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.291814 # mshr miss rate for overall accesses 299110827Sandreas.hansson@arm.comsystem.l2c.overall_mshr_miss_rate::total 0.182720 # mshr miss rate for overall accesses 299210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 75558.165200 # average ReadReq mshr miss latency 299310827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 73707.498012 # average ReadReq mshr miss latency 299410827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 71015.410786 # average ReadReq mshr miss latency 299510827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 77530.939959 # average ReadReq mshr miss latency 299610827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 116966.462384 # average ReadReq mshr miss latency 299710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 73080.333033 # average ReadReq mshr miss latency 299810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 76151.571165 # average ReadReq mshr miss latency 299910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 70565.791878 # average ReadReq mshr miss latency 300010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 75096.383201 # average ReadReq mshr miss latency 300110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 108158.191996 # average ReadReq mshr miss latency 300210827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_miss_latency::total 93115.223128 # average ReadReq mshr miss latency 300310827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 33593.299323 # average WriteInvalidateReq mshr miss latency 300410827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 31988.946630 # average WriteInvalidateReq mshr miss latency 300510827Sandreas.hansson@arm.comsystem.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total 33294.710494 # average WriteInvalidateReq mshr miss latency 300610827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17811.639681 # average UpgradeReq mshr miss latency 300710827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17792.369934 # average UpgradeReq mshr miss latency 300810827Sandreas.hansson@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 17802.261793 # average UpgradeReq mshr miss latency 300910827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 17820.316999 # average SCUpgradeReq mshr miss latency 301010827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 17806.465496 # average SCUpgradeReq mshr miss latency 301110827Sandreas.hansson@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 17814.164007 # average SCUpgradeReq mshr miss latency 301210827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 76820.995171 # average ReadExReq mshr miss latency 301310827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 69205.261160 # average ReadExReq mshr miss latency 301410827Sandreas.hansson@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 73892.985025 # average ReadExReq mshr miss latency 301510827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 75558.165200 # average overall mshr miss latency 301610827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 73707.498012 # average overall mshr miss latency 301710827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 71015.410786 # average overall mshr miss latency 301810827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 77267.222173 # average overall mshr miss latency 301910827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 116966.462384 # average overall mshr miss latency 302010827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 73080.333033 # average overall mshr miss latency 302110827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 76151.571165 # average overall mshr miss latency 302210827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 70565.791878 # average overall mshr miss latency 302310827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 72970.748431 # average overall mshr miss latency 302410827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 108158.191996 # average overall mshr miss latency 302510827Sandreas.hansson@arm.comsystem.l2c.demand_avg_mshr_miss_latency::total 90070.760890 # average overall mshr miss latency 302610827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 75558.165200 # average overall mshr miss latency 302710827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 73707.498012 # average overall mshr miss latency 302810827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 71015.410786 # average overall mshr miss latency 302910827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 77267.222173 # average overall mshr miss latency 303010827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 116966.462384 # average overall mshr miss latency 303110827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 73080.333033 # average overall mshr miss latency 303210827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 76151.571165 # average overall mshr miss latency 303310827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 70565.791878 # average overall mshr miss latency 303410827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 72970.748431 # average overall mshr miss latency 303510827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 108158.191996 # average overall mshr miss latency 303610827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_miss_latency::total 90070.760890 # average overall mshr miss latency 303710827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 60948.109240 # average ReadReq mshr uncacheable latency 303810827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 150351.356024 # average ReadReq mshr uncacheable latency 303910827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 63611.111111 # average ReadReq mshr uncacheable latency 304010827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 74287.640228 # average ReadReq mshr uncacheable latency 304110827Sandreas.hansson@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 94467.846634 # average ReadReq mshr uncacheable latency 304210827Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 145636.010011 # average WriteReq mshr uncacheable latency 304310827Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 88614.605858 # average WriteReq mshr uncacheable latency 304410827Sandreas.hansson@arm.comsystem.l2c.WriteReq_avg_mshr_uncacheable_latency::total 138052.535948 # average WriteReq mshr uncacheable latency 304510827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 60948.109240 # average overall mshr uncacheable latency 304610827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 147997.090572 # average overall mshr uncacheable latency 304710827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 63611.111111 # average overall mshr uncacheable latency 304810827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 81455.350118 # average overall mshr uncacheable latency 304910827Sandreas.hansson@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::total 107392.516300 # average overall mshr uncacheable latency 305010515SAli.Saidi@ARM.comsystem.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 305110827Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 709274 # Transaction distribution 305210827Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 709274 # Transaction distribution 305310827Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteReq 38250 # Transaction distribution 305410827Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteResp 38250 # Transaction distribution 305510827Sandreas.hansson@arm.comsystem.membus.trans_dist::Writeback 981258 # Transaction distribution 305610827Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteInvalidateReq 638260 # Transaction distribution 305710827Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteInvalidateResp 638259 # Transaction distribution 305810827Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 441618 # Transaction distribution 305910827Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeReq 290995 # Transaction distribution 306010827Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 111840 # Transaction distribution 306110827Sandreas.hansson@arm.comsystem.membus.trans_dist::SCUpgradeFailReq 38 # Transaction distribution 306210827Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 127489 # Transaction distribution 306310827Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 110378 # Transaction distribution 306410827Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122858 # Packet count per connected master and slave (bytes) 306510585Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 52 # Packet count per connected master and slave (bytes) 306610827Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 25102 # Packet count per connected master and slave (bytes) 306710827Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4347669 # Packet count per connected master and slave (bytes) 306810827Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::total 4495681 # Packet count per connected master and slave (bytes) 306910827Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 336711 # Packet count per connected master and slave (bytes) 307010827Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 336711 # Packet count per connected master and slave (bytes) 307110827Sandreas.hansson@arm.comsystem.membus.pkt_count::total 4832392 # Packet count per connected master and slave (bytes) 307210827Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155896 # Cumulative packet size per connected master and slave (bytes) 307310585Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 1324 # Cumulative packet size per connected master and slave (bytes) 307410827Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 50204 # Cumulative packet size per connected master and slave (bytes) 307510827Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 139364352 # Cumulative packet size per connected master and slave (bytes) 307610827Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::total 139571776 # Cumulative packet size per connected master and slave (bytes) 307710827Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14131264 # Cumulative packet size per connected master and slave (bytes) 307810827Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 14131264 # Cumulative packet size per connected master and slave (bytes) 307910827Sandreas.hansson@arm.comsystem.membus.pkt_size::total 153703040 # Cumulative packet size per connected master and slave (bytes) 308010827Sandreas.hansson@arm.comsystem.membus.snoops 640714 # Total snoops (count) 308110827Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 3227461 # Request fanout histogram 308210585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 308310585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 308410585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 308510585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 308610827Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 3227461 100.00% 100.00% # Request fanout histogram 308710585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 308810585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 308910585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 309010585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 309110827Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 3227461 # Request fanout histogram 309210827Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 110051499 # Layer occupancy (ticks) 309310585Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 309410726Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 33484 # Layer occupancy (ticks) 309510585Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 309610827Sandreas.hansson@arm.comsystem.membus.reqLayer2.occupancy 20984500 # Layer occupancy (ticks) 309710585Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 309810827Sandreas.hansson@arm.comsystem.membus.reqLayer5.occupancy 9462597488 # Layer occupancy (ticks) 309910585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 310010827Sandreas.hansson@arm.comsystem.membus.respLayer2.occupancy 4943193797 # Layer occupancy (ticks) 310110585Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 310210827Sandreas.hansson@arm.comsystem.membus.respLayer3.occupancy 152223017 # Layer occupancy (ticks) 310310585Sandreas.hansson@arm.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 310410515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 310510515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 310610515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 310710515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 310810515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 310910515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 311010515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 311110515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 311210515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 311310515SAli.Saidi@ARM.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 311410515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 311510515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 311610515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 311710515SAli.Saidi@ARM.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 311810515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 311910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 312010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 312110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 312210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 312310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 312410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 312510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 312610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 312710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 312810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 312910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 313010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 313110515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 313210515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 313310515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 313410515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 313510515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 313610515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 313710515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 313810515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 313910515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 314010515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 314110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 314210515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 314310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 314410515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 314510515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 314610827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadReq 4701983 # Transaction distribution 314710827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadResp 4694752 # Transaction distribution 314810827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteReq 38250 # Transaction distribution 314910827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteResp 38250 # Transaction distribution 315010827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::Writeback 2214381 # Transaction distribution 315110827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteInvalidateReq 919435 # Transaction distribution 315210827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::WriteInvalidateResp 812281 # Transaction distribution 315310827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeReq 489803 # Transaction distribution 315410827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeReq 302708 # Transaction distribution 315510827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeResp 792511 # Transaction distribution 315610827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::SCUpgradeFailReq 125 # Transaction distribution 315710827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::UpgradeFailResp 125 # Transaction distribution 315810827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExReq 280473 # Transaction distribution 315910827Sandreas.hansson@arm.comsystem.toL2Bus.trans_dist::ReadExResp 280473 # Transaction distribution 316010827Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 7857713 # Packet count per connected master and slave (bytes) 316110827Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 6052239 # Packet count per connected master and slave (bytes) 316210827Sandreas.hansson@arm.comsystem.toL2Bus.pkt_count::total 13909952 # Packet count per connected master and slave (bytes) 316310827Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 261128039 # Cumulative packet size per connected master and slave (bytes) 316410827Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 189974361 # Cumulative packet size per connected master and slave (bytes) 316510827Sandreas.hansson@arm.comsystem.toL2Bus.pkt_size::total 451102400 # Cumulative packet size per connected master and slave (bytes) 316610827Sandreas.hansson@arm.comsystem.toL2Bus.snoops 1657293 # Total snoops (count) 316710827Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::samples 8947338 # Request fanout histogram 316810827Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::mean 1.012974 # Request fanout histogram 316910827Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::stdev 0.113161 # Request fanout histogram 317010515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 317110515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 317210827Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::1 8831258 98.70% 98.70% # Request fanout histogram 317310827Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::2 116080 1.30% 100.00% # Request fanout histogram 317410515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 317510515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 317610515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 317710827Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::total 8947338 # Request fanout histogram 317810827Sandreas.hansson@arm.comsystem.toL2Bus.reqLayer0.occupancy 7728831785 # Layer occupancy (ticks) 317910515SAli.Saidi@ARM.comsystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 318010827Sandreas.hansson@arm.comsystem.toL2Bus.snoopLayer0.occupancy 2539500 # Layer occupancy (ticks) 318110515SAli.Saidi@ARM.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 318210827Sandreas.hansson@arm.comsystem.toL2Bus.respLayer0.occupancy 4493592227 # Layer occupancy (ticks) 318310515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 318410827Sandreas.hansson@arm.comsystem.toL2Bus.respLayer1.occupancy 3891101888 # Layer occupancy (ticks) 318510515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 318610515SAli.Saidi@ARM.com 318710515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 3188