1# Copyright (c) 2010, 2017-2018 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder.  You may use the software subject to the license
9# terms below provided that you ensure that this notice is replicated
10# unmodified and in its entirety in all distributions of the software,
11# modified or unmodified, in source code or in binary form.
12#
13# Copyright (c) 2006-2007 The Regents of The University of Michigan
14# All rights reserved.
15#
16# Redistribution and use in source and binary forms, with or without
17# modification, are permitted provided that the following conditions are
18# met: redistributions of source code must retain the above copyright
19# notice, this list of conditions and the following disclaimer;
20# redistributions in binary form must reproduce the above copyright
21# notice, this list of conditions and the following disclaimer in the
22# documentation and/or other materials provided with the distribution;
23# neither the name of the copyright holders nor the names of its
24# contributors may be used to endorse or promote products derived from
25# this software without specific prior written permission.
26#
27# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
30# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
32# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
33# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
34# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
35# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
36# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38#
39# Authors: Kevin Lim
40
41from m5.SimObject import SimObject
42from m5.params import *
43
44class OpClass(Enum):
45    vals = ['No_OpClass', 'IntAlu', 'IntMult', 'IntDiv', 'FloatAdd',
46            'FloatCmp', 'FloatCvt', 'FloatMult', 'FloatMultAcc', 'FloatDiv',
47            'FloatMisc', 'FloatSqrt',
48            'SimdAdd', 'SimdAddAcc', 'SimdAlu', 'SimdCmp', 'SimdCvt',
49            'SimdMisc', 'SimdMult', 'SimdMultAcc', 'SimdShift', 'SimdShiftAcc',
50            'SimdDiv', 'SimdSqrt', 'SimdFloatAdd', 'SimdFloatAlu',
51            'SimdFloatCmp', 'SimdFloatCvt', 'SimdFloatDiv', 'SimdFloatMisc',
52            'SimdFloatMult', 'SimdFloatMultAcc', 'SimdFloatSqrt',
53            'SimdReduceAdd', 'SimdReduceAlu', 'SimdReduceCmp',
54            'SimdFloatReduceAdd', 'SimdFloatReduceCmp',
55            'SimdAes', 'SimdAesMix', 'SimdSha1Hash', 'SimdSha1Hash2',
56            'SimdSha256Hash', 'SimdSha256Hash2', 'SimdShaSigma2',
57            'SimdShaSigma3',
58            'SimdPredAlu',
59            'MemRead', 'MemWrite', 'FloatMemRead', 'FloatMemWrite',
60            'IprAccess', 'InstPrefetch']
61
62class OpDesc(SimObject):
63    type = 'OpDesc'
64    cxx_header = "cpu/func_unit.hh"
65    opClass = Param.OpClass("type of operation")
66    opLat = Param.Cycles(1, "cycles until result is available")
67    pipelined = Param.Bool(True, "set to true when the functional unit for"
68        "this op is fully pipelined. False means not pipelined at all.")
69
70class FUDesc(SimObject):
71    type = 'FUDesc'
72    cxx_header = "cpu/func_unit.hh"
73    count = Param.Int("number of these FU's available")
74    opList = VectorParam.OpDesc("operation classes for this FU type")
75