microasm.isa revision 5667:78b94954f66a
16313Sgblack@eecs.umich.edu// -*- mode:c++ -*-
26313Sgblack@eecs.umich.edu
36313Sgblack@eecs.umich.edu// Copyright (c) 2007-2008 The Hewlett-Packard Development Company
46313Sgblack@eecs.umich.edu// All rights reserved.
56313Sgblack@eecs.umich.edu//
66313Sgblack@eecs.umich.edu// Redistribution and use of this software in source and binary forms,
76313Sgblack@eecs.umich.edu// with or without modification, are permitted provided that the
86313Sgblack@eecs.umich.edu// following conditions are met:
96313Sgblack@eecs.umich.edu//
106313Sgblack@eecs.umich.edu// The software must be used only for Non-Commercial Use which means any
116313Sgblack@eecs.umich.edu// use which is NOT directed to receiving any direct monetary
126313Sgblack@eecs.umich.edu// compensation for, or commercial advantage from such use.  Illustrative
136313Sgblack@eecs.umich.edu// examples of non-commercial use are academic research, personal study,
146313Sgblack@eecs.umich.edu// teaching, education and corporate research & development.
156313Sgblack@eecs.umich.edu// Illustrative examples of commercial use are distributing products for
166313Sgblack@eecs.umich.edu// commercial advantage and providing services using the software for
176313Sgblack@eecs.umich.edu// commercial advantage.
186313Sgblack@eecs.umich.edu//
196313Sgblack@eecs.umich.edu// If you wish to use this software or functionality therein that may be
206313Sgblack@eecs.umich.edu// covered by patents for commercial use, please contact:
216313Sgblack@eecs.umich.edu//     Director of Intellectual Property Licensing
226313Sgblack@eecs.umich.edu//     Office of Strategy and Technology
236313Sgblack@eecs.umich.edu//     Hewlett-Packard Company
246313Sgblack@eecs.umich.edu//     1501 Page Mill Road
256313Sgblack@eecs.umich.edu//     Palo Alto, California  94304
266313Sgblack@eecs.umich.edu//
276313Sgblack@eecs.umich.edu// Redistributions of source code must retain the above copyright notice,
286313Sgblack@eecs.umich.edu// this list of conditions and the following disclaimer.  Redistributions
296313Sgblack@eecs.umich.edu// in binary form must reproduce the above copyright notice, this list of
306313Sgblack@eecs.umich.edu// conditions and the following disclaimer in the documentation and/or
319376Sgblack@eecs.umich.edu// other materials provided with the distribution.  Neither the name of
326313Sgblack@eecs.umich.edu// the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its
336336Sgblack@eecs.umich.edu// contributors may be used to endorse or promote products derived from
346336Sgblack@eecs.umich.edu// this software without specific prior written permission.  No right of
356313Sgblack@eecs.umich.edu// sublicense is granted herewith.  Derivatives of the software and
369384SAndreas.Sandberg@arm.com// output created using the software may be prepared, but only for
376336Sgblack@eecs.umich.edu// Non-Commercial Uses.  Derivatives of the software may be shared with
386313Sgblack@eecs.umich.edu// others provided: (i) the others agree to abide by the list of
396313Sgblack@eecs.umich.edu// conditions herein which includes the Non-Commercial Use restrictions;
406313Sgblack@eecs.umich.edu// and (ii) such Derivatives of the software include the above copyright
416313Sgblack@eecs.umich.edu// notice to acknowledge the contribution from this software where
426313Sgblack@eecs.umich.edu// applicable, this list of conditions and the disclaimer below.
436336Sgblack@eecs.umich.edu//
449376Sgblack@eecs.umich.edu// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
459376Sgblack@eecs.umich.edu// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
466336Sgblack@eecs.umich.edu// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
476712Snate@binkert.org// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
486336Sgblack@eecs.umich.edu// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
496336Sgblack@eecs.umich.edu// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
506336Sgblack@eecs.umich.edu// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
516336Sgblack@eecs.umich.edu// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
526336Sgblack@eecs.umich.edu// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
536336Sgblack@eecs.umich.edu// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
546336Sgblack@eecs.umich.edu// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
556336Sgblack@eecs.umich.edu//
566336Sgblack@eecs.umich.edu// Authors: Gabe Black
576336Sgblack@eecs.umich.edu
586336Sgblack@eecs.umich.edu//Include the definitions of the micro ops.
596336Sgblack@eecs.umich.edu//These are python representations of static insts which stand on their own
606336Sgblack@eecs.umich.edu//and make up an internal instruction set. They are used by the micro
616336Sgblack@eecs.umich.edu//assembler.
626336Sgblack@eecs.umich.edu##include "microops/microops.isa"
636336Sgblack@eecs.umich.edu
646336Sgblack@eecs.umich.edu//Include code to build macroops in both C++ and python.
656336Sgblack@eecs.umich.edu##include "macroop.isa"
666336Sgblack@eecs.umich.edu
676336Sgblack@eecs.umich.edu//Include code to fill out the microcode ROM in both C++ and python.
686336Sgblack@eecs.umich.edu##include "rom.isa"
696336Sgblack@eecs.umich.edu
706336Sgblack@eecs.umich.edulet {{
716336Sgblack@eecs.umich.edu    import sys
726336Sgblack@eecs.umich.edu    sys.path[0:0] = ["src/arch/x86/isa/"]
736336Sgblack@eecs.umich.edu    from insts import microcode
746336Sgblack@eecs.umich.edu    # print microcode
756336Sgblack@eecs.umich.edu    from micro_asm import MicroAssembler, Rom_Macroop
766336Sgblack@eecs.umich.edu    mainRom = X86MicrocodeRom('main ROM')
776336Sgblack@eecs.umich.edu    assembler = MicroAssembler(X86Macroop, microopClasses, mainRom, Rom_Macroop)
786336Sgblack@eecs.umich.edu    # Add in symbols for the microcode registers
796336Sgblack@eecs.umich.edu    for num in range(15):
806336Sgblack@eecs.umich.edu        assembler.symbols["t%d" % num] = "NUM_INTREGS+%d" % num
816336Sgblack@eecs.umich.edu    for num in range(7):
826336Sgblack@eecs.umich.edu        assembler.symbols["ufp%d" % num] = "FLOATREG_MICROFP(%d)" % num
836336Sgblack@eecs.umich.edu    # Add in symbols for the segment descriptor registers
846336Sgblack@eecs.umich.edu    for letter in ("C", "D", "E", "F", "G", "S"):
856336Sgblack@eecs.umich.edu        assembler.symbols["%ss" % letter.lower()] = "SEGMENT_REG_%sS" % letter
866336Sgblack@eecs.umich.edu
876336Sgblack@eecs.umich.edu    # Add in symbols for the various checks of segment selectors.
886336Sgblack@eecs.umich.edu    for check in ("NoCheck", "CSCheck", "CallGateCheck",
896336Sgblack@eecs.umich.edu                  "SSCheck", "IretCheck", "IntCSCheck"):
906336Sgblack@eecs.umich.edu        assembler.symbols[check] = "Seg%s" % check
916336Sgblack@eecs.umich.edu
926336Sgblack@eecs.umich.edu    for reg in ("TR", "IDTR"):
936336Sgblack@eecs.umich.edu        assembler.symbols[reg.lower()] = "SYS_SEGMENT_REG_%s" % reg
946336Sgblack@eecs.umich.edu
956336Sgblack@eecs.umich.edu    for reg in ("TSL", "TSG"):
966336Sgblack@eecs.umich.edu        assembler.symbols[reg.lower()] = "SEGMENT_REG_%s" % reg
976336Sgblack@eecs.umich.edu
986336Sgblack@eecs.umich.edu    # Miscellaneous symbols
996336Sgblack@eecs.umich.edu    symbols = {
1009376Sgblack@eecs.umich.edu        "reg" : "env.reg",
1019376Sgblack@eecs.umich.edu        "xmml" : "FLOATREG_XMM_LOW(env.reg)",
1026336Sgblack@eecs.umich.edu        "xmmh" : "FLOATREG_XMM_HIGH(env.reg)",
1036336Sgblack@eecs.umich.edu        "regm" : "env.regm",
1046336Sgblack@eecs.umich.edu        "xmmlm" : "FLOATREG_XMM_LOW(env.regm)",
1056313Sgblack@eecs.umich.edu        "xmmhm" : "FLOATREG_XMM_HIGH(env.regm)",
1066313Sgblack@eecs.umich.edu        "imm" : "adjustedImm",
1076336Sgblack@eecs.umich.edu        "disp" : "adjustedDisp",
1086336Sgblack@eecs.umich.edu        "seg" : "env.seg",
1096336Sgblack@eecs.umich.edu        "scale" : "env.scale",
1106336Sgblack@eecs.umich.edu        "index" : "env.index",
1116336Sgblack@eecs.umich.edu        "base" : "env.base",
1126313Sgblack@eecs.umich.edu        "dsz" : "env.dataSize",
1136313Sgblack@eecs.umich.edu        "asz" : "env.addressSize",
1149384SAndreas.Sandberg@arm.com        "ssz" : "env.stackSize"
1159384SAndreas.Sandberg@arm.com    }
1169384SAndreas.Sandberg@arm.com    assembler.symbols.update(symbols)
1179384SAndreas.Sandberg@arm.com
1189384SAndreas.Sandberg@arm.com    assembler.symbols["ldsz"] = \
1199384SAndreas.Sandberg@arm.com        "((env.dataSize == 8) ? 3 : (env.dataSize == 4) ? 2 : 1)"
1209384SAndreas.Sandberg@arm.com
1219384SAndreas.Sandberg@arm.com    assembler.symbols["lasz"] = \
1229384SAndreas.Sandberg@arm.com        "((env.addressSize == 8) ? 3 : (env.addressSize == 4) ? 2 : 1)"
1239384SAndreas.Sandberg@arm.com
1249384SAndreas.Sandberg@arm.com    assembler.symbols["lssz"] = \
1259384SAndreas.Sandberg@arm.com        "((env.stackSize == 8) ? 3 : (env.stackSize == 4) ? 2 : 1)"
1266313Sgblack@eecs.umich.edu
1276313Sgblack@eecs.umich.edu    # Short hand for common scale-index-base combinations.
1286313Sgblack@eecs.umich.edu    assembler.symbols["sib"] = \
1296336Sgblack@eecs.umich.edu        [symbols["scale"], symbols["index"], symbols["base"]]
1306336Sgblack@eecs.umich.edu    assembler.symbols["riprel"] = \
1316336Sgblack@eecs.umich.edu        ["1", assembler.symbols["t0"], assembler.symbols["t7"]]
1326336Sgblack@eecs.umich.edu
1336336Sgblack@eecs.umich.edu    # This segment selects an internal address space mapped to MSRs,
1346336Sgblack@eecs.umich.edu    # CPUID info, etc.
1356336Sgblack@eecs.umich.edu    assembler.symbols["intseg"] = "SEGMENT_REG_MS"
1366336Sgblack@eecs.umich.edu    # This segment always has base 0, and doesn't imply any special handling
1376336Sgblack@eecs.umich.edu    # like the internal segment above
1386336Sgblack@eecs.umich.edu    assembler.symbols["flatseg"] = "SEGMENT_REG_LS"
1396313Sgblack@eecs.umich.edu
1406313Sgblack@eecs.umich.edu    for reg in ('ax', 'bx', 'cx', 'dx', 'sp', 'bp', 'si', 'di'):
1416313Sgblack@eecs.umich.edu        assembler.symbols["r%s" % reg] = "INTREG_R%s" % reg.upper()
1426336Sgblack@eecs.umich.edu
1436313Sgblack@eecs.umich.edu    for reg in range(15):
1446336Sgblack@eecs.umich.edu        assembler.symbols["cr%d" % reg] = "MISCREG_CR%d" % reg
1456336Sgblack@eecs.umich.edu
1466336Sgblack@eecs.umich.edu    for flag in ('CF', 'PF', 'ECF', 'AF', 'EZF', 'ZF', 'SF', 'OF', \
1479372Snilay@cs.wisc.edu                 'TF', 'IF', 'NT', 'RF', 'VM', 'AC', 'VIF', 'VIP', 'ID'):
1489372Snilay@cs.wisc.edu        assembler.symbols[flag] = flag + "Bit"
1499372Snilay@cs.wisc.edu
1509372Snilay@cs.wisc.edu    for cond in ('True', 'False', 'ECF', 'EZF', 'SZnZF',
1519372Snilay@cs.wisc.edu                 'MSTRZ', 'STRZ', 'MSTRC',
1529372Snilay@cs.wisc.edu                 'OF', 'CF', 'ZF', 'CvZF',
1539372Snilay@cs.wisc.edu                 'SF', 'PF', 'SxOF', 'SxOvZF'):
1546336Sgblack@eecs.umich.edu        assembler.symbols["C%s" % cond] = "ConditionTests::%s" % cond
1556313Sgblack@eecs.umich.edu        assembler.symbols["nC%s" % cond] = "ConditionTests::Not%s" % cond
1566313Sgblack@eecs.umich.edu    assembler.symbols["CSTRZnEZF"] = "ConditionTests::STRZnEZF"
1576313Sgblack@eecs.umich.edu    assembler.symbols["CSTRnZnEZF"] = "ConditionTests::STRnZnEZF"
1586336Sgblack@eecs.umich.edu
1596313Sgblack@eecs.umich.edu    assembler.symbols["CTrue"] = "ConditionTests::True"
1606336Sgblack@eecs.umich.edu    assembler.symbols["CFalse"] = "ConditionTests::False"
1616336Sgblack@eecs.umich.edu
1626336Sgblack@eecs.umich.edu    # Code literal which forces a default 64 bit operand size in 64 bit mode.
1636336Sgblack@eecs.umich.edu    assembler.symbols["oszIn64Override"] = '''
1646336Sgblack@eecs.umich.edu    if (machInst.mode.submode == SixtyFourBitMode &&
1656336Sgblack@eecs.umich.edu            env.dataSize == 4)
1666336Sgblack@eecs.umich.edu        env.dataSize = 8;
1676336Sgblack@eecs.umich.edu    '''
1686336Sgblack@eecs.umich.edu
1696313Sgblack@eecs.umich.edu    assembler.symbols["oszForPseudoDesc"] = '''
1706313Sgblack@eecs.umich.edu    if (machInst.mode.submode == SixtyFourBitMode)
1716313Sgblack@eecs.umich.edu        env.dataSize = 8;
1726336Sgblack@eecs.umich.edu    else
1736313Sgblack@eecs.umich.edu        env.dataSize = 4;
1746336Sgblack@eecs.umich.edu    '''
1756336Sgblack@eecs.umich.edu
1766336Sgblack@eecs.umich.edu    def trimImm(width):
1776336Sgblack@eecs.umich.edu        return "adjustedImm = adjustedImm & mask(%s);" % width
1786336Sgblack@eecs.umich.edu
1796336Sgblack@eecs.umich.edu    assembler.symbols["trimImm"] = trimImm
1806336Sgblack@eecs.umich.edu
1816336Sgblack@eecs.umich.edu    def labeler(labelStr):
1826336Sgblack@eecs.umich.edu        return "label_%s" % labelStr
1836336Sgblack@eecs.umich.edu
1846336Sgblack@eecs.umich.edu    assembler.symbols["label"] = labeler
1856336Sgblack@eecs.umich.edu
1866336Sgblack@eecs.umich.edu    def rom_labeler(labelStr):
1876336Sgblack@eecs.umich.edu        return "romMicroPC(RomLabels::extern_label_%s)" % labelStr
1886336Sgblack@eecs.umich.edu
1896336Sgblack@eecs.umich.edu    assembler.symbols["rom_label"] = rom_labeler
1906336Sgblack@eecs.umich.edu
1916336Sgblack@eecs.umich.edu    def stack_index(index):
1926336Sgblack@eecs.umich.edu        return "(NUM_FLOATREGS + (((%s) + 8) %% 8))" % index
1936336Sgblack@eecs.umich.edu
1949423SAndreas.Sandberg@arm.com    assembler.symbols["st"] = stack_index
1959423SAndreas.Sandberg@arm.com
1966336Sgblack@eecs.umich.edu    macroopDict = assembler.assemble(microcode)
1976336Sgblack@eecs.umich.edu
1986336Sgblack@eecs.umich.edu    decoder_output += mainRom.getDefinition()
1996336Sgblack@eecs.umich.edu    header_output += mainRom.getDeclaration()
2006336Sgblack@eecs.umich.edu}};
2016336Sgblack@eecs.umich.edu