microasm.isa revision 5930
14309Sgblack@eecs.umich.edu// -*- mode:c++ -*- 24309Sgblack@eecs.umich.edu 35426Sgblack@eecs.umich.edu// Copyright (c) 2007-2008 The Hewlett-Packard Development Company 44309Sgblack@eecs.umich.edu// All rights reserved. 54309Sgblack@eecs.umich.edu// 64309Sgblack@eecs.umich.edu// Redistribution and use of this software in source and binary forms, 74309Sgblack@eecs.umich.edu// with or without modification, are permitted provided that the 84309Sgblack@eecs.umich.edu// following conditions are met: 94309Sgblack@eecs.umich.edu// 104309Sgblack@eecs.umich.edu// The software must be used only for Non-Commercial Use which means any 114309Sgblack@eecs.umich.edu// use which is NOT directed to receiving any direct monetary 124309Sgblack@eecs.umich.edu// compensation for, or commercial advantage from such use. Illustrative 134309Sgblack@eecs.umich.edu// examples of non-commercial use are academic research, personal study, 144309Sgblack@eecs.umich.edu// teaching, education and corporate research & development. 154309Sgblack@eecs.umich.edu// Illustrative examples of commercial use are distributing products for 164309Sgblack@eecs.umich.edu// commercial advantage and providing services using the software for 174309Sgblack@eecs.umich.edu// commercial advantage. 184309Sgblack@eecs.umich.edu// 194309Sgblack@eecs.umich.edu// If you wish to use this software or functionality therein that may be 204309Sgblack@eecs.umich.edu// covered by patents for commercial use, please contact: 214309Sgblack@eecs.umich.edu// Director of Intellectual Property Licensing 224309Sgblack@eecs.umich.edu// Office of Strategy and Technology 234309Sgblack@eecs.umich.edu// Hewlett-Packard Company 244309Sgblack@eecs.umich.edu// 1501 Page Mill Road 254309Sgblack@eecs.umich.edu// Palo Alto, California 94304 264309Sgblack@eecs.umich.edu// 274309Sgblack@eecs.umich.edu// Redistributions of source code must retain the above copyright notice, 284309Sgblack@eecs.umich.edu// this list of conditions and the following disclaimer. Redistributions 294309Sgblack@eecs.umich.edu// in binary form must reproduce the above copyright notice, this list of 304309Sgblack@eecs.umich.edu// conditions and the following disclaimer in the documentation and/or 314309Sgblack@eecs.umich.edu// other materials provided with the distribution. Neither the name of 324309Sgblack@eecs.umich.edu// the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its 334309Sgblack@eecs.umich.edu// contributors may be used to endorse or promote products derived from 344309Sgblack@eecs.umich.edu// this software without specific prior written permission. No right of 354309Sgblack@eecs.umich.edu// sublicense is granted herewith. Derivatives of the software and 364309Sgblack@eecs.umich.edu// output created using the software may be prepared, but only for 374309Sgblack@eecs.umich.edu// Non-Commercial Uses. Derivatives of the software may be shared with 384309Sgblack@eecs.umich.edu// others provided: (i) the others agree to abide by the list of 394309Sgblack@eecs.umich.edu// conditions herein which includes the Non-Commercial Use restrictions; 404309Sgblack@eecs.umich.edu// and (ii) such Derivatives of the software include the above copyright 414309Sgblack@eecs.umich.edu// notice to acknowledge the contribution from this software where 424309Sgblack@eecs.umich.edu// applicable, this list of conditions and the disclaimer below. 434309Sgblack@eecs.umich.edu// 444309Sgblack@eecs.umich.edu// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 454309Sgblack@eecs.umich.edu// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 464309Sgblack@eecs.umich.edu// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 474309Sgblack@eecs.umich.edu// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 484309Sgblack@eecs.umich.edu// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 494309Sgblack@eecs.umich.edu// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 504309Sgblack@eecs.umich.edu// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 514309Sgblack@eecs.umich.edu// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 524309Sgblack@eecs.umich.edu// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 534309Sgblack@eecs.umich.edu// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 544309Sgblack@eecs.umich.edu// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 554309Sgblack@eecs.umich.edu// 564309Sgblack@eecs.umich.edu// Authors: Gabe Black 574309Sgblack@eecs.umich.edu 584533Sgblack@eecs.umich.edu//Include the definitions of the micro ops. 594679Sgblack@eecs.umich.edu//These are python representations of static insts which stand on their own 604679Sgblack@eecs.umich.edu//and make up an internal instruction set. They are used by the micro 614679Sgblack@eecs.umich.edu//assembler. 624533Sgblack@eecs.umich.edu##include "microops/microops.isa" 634533Sgblack@eecs.umich.edu 644537Sgblack@eecs.umich.edu//Include code to build macroops in both C++ and python. 654533Sgblack@eecs.umich.edu##include "macroop.isa" 664528Sgblack@eecs.umich.edu 675666Sgblack@eecs.umich.edu//Include code to fill out the microcode ROM in both C++ and python. 685666Sgblack@eecs.umich.edu##include "rom.isa" 695666Sgblack@eecs.umich.edu 704528Sgblack@eecs.umich.edulet {{ 714528Sgblack@eecs.umich.edu import sys 724528Sgblack@eecs.umich.edu sys.path[0:0] = ["src/arch/x86/isa/"] 734528Sgblack@eecs.umich.edu from insts import microcode 744605Sgblack@eecs.umich.edu # print microcode 755666Sgblack@eecs.umich.edu from micro_asm import MicroAssembler, Rom_Macroop 765666Sgblack@eecs.umich.edu mainRom = X86MicrocodeRom('main ROM') 774528Sgblack@eecs.umich.edu assembler = MicroAssembler(X86Macroop, microopClasses, mainRom, Rom_Macroop) 784615Sgblack@eecs.umich.edu # Add in symbols for the microcode registers 795854Sgblack@eecs.umich.edu for num in range(16): 804615Sgblack@eecs.umich.edu assembler.symbols["t%d" % num] = "NUM_INTREGS+%d" % num 815854Sgblack@eecs.umich.edu for num in range(8): 825045Sgblack@eecs.umich.edu assembler.symbols["ufp%d" % num] = "FLOATREG_MICROFP(%d)" % num 834615Sgblack@eecs.umich.edu # Add in symbols for the segment descriptor registers 845671Sgblack@eecs.umich.edu for letter in ("C", "D", "E", "F", "G", "H", "S"): 854615Sgblack@eecs.umich.edu assembler.symbols["%ss" % letter.lower()] = "SEGMENT_REG_%sS" % letter 865291Sgblack@eecs.umich.edu 875428Sgblack@eecs.umich.edu # Add in symbols for the various checks of segment selectors. 885674Sgblack@eecs.umich.edu for check in ("NoCheck", "CSCheck", "CallGateCheck", "IntGateCheck", 895899Sgblack@eecs.umich.edu "SoftIntGateCheck", "SSCheck", "IretCheck", "IntCSCheck", 905900Sgblack@eecs.umich.edu "TRCheck", "TSSCheck"): 915428Sgblack@eecs.umich.edu assembler.symbols[check] = "Seg%s" % check 925428Sgblack@eecs.umich.edu 935294Sgblack@eecs.umich.edu for reg in ("TR", "IDTR"): 945291Sgblack@eecs.umich.edu assembler.symbols[reg.lower()] = "SYS_SEGMENT_REG_%s" % reg 955291Sgblack@eecs.umich.edu 965294Sgblack@eecs.umich.edu for reg in ("TSL", "TSG"): 975294Sgblack@eecs.umich.edu assembler.symbols[reg.lower()] = "SEGMENT_REG_%s" % reg 985294Sgblack@eecs.umich.edu 994615Sgblack@eecs.umich.edu # Miscellaneous symbols 1004615Sgblack@eecs.umich.edu symbols = { 1014615Sgblack@eecs.umich.edu "reg" : "env.reg", 1025029Sgblack@eecs.umich.edu "xmml" : "FLOATREG_XMM_LOW(env.reg)", 1035029Sgblack@eecs.umich.edu "xmmh" : "FLOATREG_XMM_HIGH(env.reg)", 1044615Sgblack@eecs.umich.edu "regm" : "env.regm", 1055029Sgblack@eecs.umich.edu "xmmlm" : "FLOATREG_XMM_LOW(env.regm)", 1065029Sgblack@eecs.umich.edu "xmmhm" : "FLOATREG_XMM_HIGH(env.regm)", 1075161Sgblack@eecs.umich.edu "imm" : "adjustedImm", 1085161Sgblack@eecs.umich.edu "disp" : "adjustedDisp", 1094863Sgblack@eecs.umich.edu "seg" : "env.seg", 1104615Sgblack@eecs.umich.edu "scale" : "env.scale", 1114615Sgblack@eecs.umich.edu "index" : "env.index", 1124615Sgblack@eecs.umich.edu "base" : "env.base", 1134615Sgblack@eecs.umich.edu "dsz" : "env.dataSize", 1144953Sgblack@eecs.umich.edu "asz" : "env.addressSize", 1154615Sgblack@eecs.umich.edu "ssz" : "env.stackSize" 1164615Sgblack@eecs.umich.edu } 1174863Sgblack@eecs.umich.edu assembler.symbols.update(symbols) 1184863Sgblack@eecs.umich.edu 1195326Sgblack@eecs.umich.edu assembler.symbols["ldsz"] = \ 1205326Sgblack@eecs.umich.edu "((env.dataSize == 8) ? 3 : (env.dataSize == 4) ? 2 : 1)" 1215326Sgblack@eecs.umich.edu 1225326Sgblack@eecs.umich.edu assembler.symbols["lasz"] = \ 1235326Sgblack@eecs.umich.edu "((env.addressSize == 8) ? 3 : (env.addressSize == 4) ? 2 : 1)" 1245326Sgblack@eecs.umich.edu 1255326Sgblack@eecs.umich.edu assembler.symbols["lssz"] = \ 1265326Sgblack@eecs.umich.edu "((env.stackSize == 8) ? 3 : (env.stackSize == 4) ? 2 : 1)" 1275326Sgblack@eecs.umich.edu 1284863Sgblack@eecs.umich.edu # Short hand for common scale-index-base combinations. 1294863Sgblack@eecs.umich.edu assembler.symbols["sib"] = \ 1304863Sgblack@eecs.umich.edu [symbols["scale"], symbols["index"], symbols["base"]] 1314863Sgblack@eecs.umich.edu assembler.symbols["riprel"] = \ 1324863Sgblack@eecs.umich.edu ["1", assembler.symbols["t0"], assembler.symbols["t7"]] 1334620Sgblack@eecs.umich.edu 1345149Sgblack@eecs.umich.edu # This segment selects an internal address space mapped to MSRs, 1355149Sgblack@eecs.umich.edu # CPUID info, etc. 1365294Sgblack@eecs.umich.edu assembler.symbols["intseg"] = "SEGMENT_REG_MS" 1375294Sgblack@eecs.umich.edu # This segment always has base 0, and doesn't imply any special handling 1385294Sgblack@eecs.umich.edu # like the internal segment above 1395294Sgblack@eecs.umich.edu assembler.symbols["flatseg"] = "SEGMENT_REG_LS" 1405149Sgblack@eecs.umich.edu 1415906Sgblack@eecs.umich.edu for reg in ('ax', 'bx', 'cx', 'dx', 'sp', 'bp', 'si', 'di', \ 1425906Sgblack@eecs.umich.edu '8', '9', '10', '11', '12', '13', '14', '15'): 1434620Sgblack@eecs.umich.edu assembler.symbols["r%s" % reg] = "INTREG_R%s" % reg.upper() 1444615Sgblack@eecs.umich.edu 1455854Sgblack@eecs.umich.edu for reg in range(16): 1465241Sgblack@eecs.umich.edu assembler.symbols["cr%d" % reg] = "MISCREG_CR%d" % reg 1475241Sgblack@eecs.umich.edu 1485426Sgblack@eecs.umich.edu for flag in ('CF', 'PF', 'ECF', 'AF', 'EZF', 'ZF', 'SF', 'OF', \ 1495426Sgblack@eecs.umich.edu 'TF', 'IF', 'NT', 'RF', 'VM', 'AC', 'VIF', 'VIP', 'ID'): 1504686Sgblack@eecs.umich.edu assembler.symbols[flag] = flag + "Bit" 1514686Sgblack@eecs.umich.edu 1524686Sgblack@eecs.umich.edu for cond in ('True', 'False', 'ECF', 'EZF', 'SZnZF', 1534953Sgblack@eecs.umich.edu 'MSTRZ', 'STRZ', 'MSTRC', 1544686Sgblack@eecs.umich.edu 'OF', 'CF', 'ZF', 'CvZF', 1554686Sgblack@eecs.umich.edu 'SF', 'PF', 'SxOF', 'SxOvZF'): 1564686Sgblack@eecs.umich.edu assembler.symbols["C%s" % cond] = "ConditionTests::%s" % cond 1574686Sgblack@eecs.umich.edu assembler.symbols["nC%s" % cond] = "ConditionTests::Not%s" % cond 1584953Sgblack@eecs.umich.edu assembler.symbols["CSTRZnEZF"] = "ConditionTests::STRZnEZF" 1594953Sgblack@eecs.umich.edu assembler.symbols["CSTRnZnEZF"] = "ConditionTests::STRnZnEZF" 1604686Sgblack@eecs.umich.edu 1614686Sgblack@eecs.umich.edu assembler.symbols["CTrue"] = "ConditionTests::True" 1624686Sgblack@eecs.umich.edu assembler.symbols["CFalse"] = "ConditionTests::False" 1634686Sgblack@eecs.umich.edu 1645682Sgblack@eecs.umich.edu for reg in ('sysenter_cs', 'sysenter_esp', 'sysenter_eip', 1655682Sgblack@eecs.umich.edu 'star', 'lstar', 'cstar', 'sf_mask', 1665682Sgblack@eecs.umich.edu 'kernel_gs_base'): 1675682Sgblack@eecs.umich.edu assembler.symbols[reg] = "MISCREG_%s" % reg.upper() 1685682Sgblack@eecs.umich.edu 1694615Sgblack@eecs.umich.edu # Code literal which forces a default 64 bit operand size in 64 bit mode. 1704615Sgblack@eecs.umich.edu assembler.symbols["oszIn64Override"] = ''' 1714615Sgblack@eecs.umich.edu if (machInst.mode.submode == SixtyFourBitMode && 1724615Sgblack@eecs.umich.edu env.dataSize == 4) 1734615Sgblack@eecs.umich.edu env.dataSize = 8; 1744615Sgblack@eecs.umich.edu ''' 1754615Sgblack@eecs.umich.edu 1765930Sgblack@eecs.umich.edu assembler.symbols["maxOsz"] = ''' 1775291Sgblack@eecs.umich.edu if (machInst.mode.submode == SixtyFourBitMode) 1785291Sgblack@eecs.umich.edu env.dataSize = 8; 1795291Sgblack@eecs.umich.edu else 1805291Sgblack@eecs.umich.edu env.dataSize = 4; 1815291Sgblack@eecs.umich.edu ''' 1825291Sgblack@eecs.umich.edu 1835161Sgblack@eecs.umich.edu def trimImm(width): 1845161Sgblack@eecs.umich.edu return "adjustedImm = adjustedImm & mask(%s);" % width 1855161Sgblack@eecs.umich.edu 1865161Sgblack@eecs.umich.edu assembler.symbols["trimImm"] = trimImm 1875161Sgblack@eecs.umich.edu 1885008Sgblack@eecs.umich.edu def labeler(labelStr): 1895008Sgblack@eecs.umich.edu return "label_%s" % labelStr 1905008Sgblack@eecs.umich.edu 1915008Sgblack@eecs.umich.edu assembler.symbols["label"] = labeler 1925008Sgblack@eecs.umich.edu 1935667Sgblack@eecs.umich.edu def rom_labeler(labelStr): 1945667Sgblack@eecs.umich.edu return "romMicroPC(RomLabels::extern_label_%s)" % labelStr 1955667Sgblack@eecs.umich.edu 1965667Sgblack@eecs.umich.edu assembler.symbols["rom_label"] = rom_labeler 1975667Sgblack@eecs.umich.edu 1985676Sgblack@eecs.umich.edu def rom_local_labeler(labelStr): 1995676Sgblack@eecs.umich.edu return "romMicroPC(RomLabels::label_%s)" % labelStr 2005676Sgblack@eecs.umich.edu 2015676Sgblack@eecs.umich.edu assembler.symbols["rom_local_label"] = rom_local_labeler 2025676Sgblack@eecs.umich.edu 2035082Sgblack@eecs.umich.edu def stack_index(index): 2045121Sgblack@eecs.umich.edu return "(NUM_FLOATREGS + (((%s) + 8) %% 8))" % index 2055082Sgblack@eecs.umich.edu 2065082Sgblack@eecs.umich.edu assembler.symbols["st"] = stack_index 2075082Sgblack@eecs.umich.edu 2084528Sgblack@eecs.umich.edu macroopDict = assembler.assemble(microcode) 2095666Sgblack@eecs.umich.edu 2105666Sgblack@eecs.umich.edu decoder_output += mainRom.getDefinition() 2115666Sgblack@eecs.umich.edu header_output += mainRom.getDeclaration() 2124528Sgblack@eecs.umich.edu}}; 213