microasm.isa revision 5294
14309Sgblack@eecs.umich.edu// -*- mode:c++ -*- 24309Sgblack@eecs.umich.edu 34309Sgblack@eecs.umich.edu// Copyright (c) 2007 The Hewlett-Packard Development Company 44309Sgblack@eecs.umich.edu// All rights reserved. 54309Sgblack@eecs.umich.edu// 64309Sgblack@eecs.umich.edu// Redistribution and use of this software in source and binary forms, 74309Sgblack@eecs.umich.edu// with or without modification, are permitted provided that the 84309Sgblack@eecs.umich.edu// following conditions are met: 94309Sgblack@eecs.umich.edu// 104309Sgblack@eecs.umich.edu// The software must be used only for Non-Commercial Use which means any 114309Sgblack@eecs.umich.edu// use which is NOT directed to receiving any direct monetary 124309Sgblack@eecs.umich.edu// compensation for, or commercial advantage from such use. Illustrative 134309Sgblack@eecs.umich.edu// examples of non-commercial use are academic research, personal study, 144309Sgblack@eecs.umich.edu// teaching, education and corporate research & development. 154309Sgblack@eecs.umich.edu// Illustrative examples of commercial use are distributing products for 164309Sgblack@eecs.umich.edu// commercial advantage and providing services using the software for 174309Sgblack@eecs.umich.edu// commercial advantage. 184309Sgblack@eecs.umich.edu// 194309Sgblack@eecs.umich.edu// If you wish to use this software or functionality therein that may be 204309Sgblack@eecs.umich.edu// covered by patents for commercial use, please contact: 214309Sgblack@eecs.umich.edu// Director of Intellectual Property Licensing 224309Sgblack@eecs.umich.edu// Office of Strategy and Technology 234309Sgblack@eecs.umich.edu// Hewlett-Packard Company 244309Sgblack@eecs.umich.edu// 1501 Page Mill Road 254309Sgblack@eecs.umich.edu// Palo Alto, California 94304 264309Sgblack@eecs.umich.edu// 274309Sgblack@eecs.umich.edu// Redistributions of source code must retain the above copyright notice, 284309Sgblack@eecs.umich.edu// this list of conditions and the following disclaimer. Redistributions 294309Sgblack@eecs.umich.edu// in binary form must reproduce the above copyright notice, this list of 304309Sgblack@eecs.umich.edu// conditions and the following disclaimer in the documentation and/or 314309Sgblack@eecs.umich.edu// other materials provided with the distribution. Neither the name of 324309Sgblack@eecs.umich.edu// the COPYRIGHT HOLDER(s), HEWLETT-PACKARD COMPANY, nor the names of its 334309Sgblack@eecs.umich.edu// contributors may be used to endorse or promote products derived from 344309Sgblack@eecs.umich.edu// this software without specific prior written permission. No right of 354309Sgblack@eecs.umich.edu// sublicense is granted herewith. Derivatives of the software and 364309Sgblack@eecs.umich.edu// output created using the software may be prepared, but only for 374309Sgblack@eecs.umich.edu// Non-Commercial Uses. Derivatives of the software may be shared with 384309Sgblack@eecs.umich.edu// others provided: (i) the others agree to abide by the list of 394309Sgblack@eecs.umich.edu// conditions herein which includes the Non-Commercial Use restrictions; 404309Sgblack@eecs.umich.edu// and (ii) such Derivatives of the software include the above copyright 414309Sgblack@eecs.umich.edu// notice to acknowledge the contribution from this software where 424309Sgblack@eecs.umich.edu// applicable, this list of conditions and the disclaimer below. 434309Sgblack@eecs.umich.edu// 444309Sgblack@eecs.umich.edu// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 454309Sgblack@eecs.umich.edu// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 464309Sgblack@eecs.umich.edu// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 474309Sgblack@eecs.umich.edu// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 484309Sgblack@eecs.umich.edu// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 494309Sgblack@eecs.umich.edu// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 504309Sgblack@eecs.umich.edu// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 514309Sgblack@eecs.umich.edu// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 524309Sgblack@eecs.umich.edu// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 534309Sgblack@eecs.umich.edu// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 544309Sgblack@eecs.umich.edu// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 554309Sgblack@eecs.umich.edu// 564309Sgblack@eecs.umich.edu// Authors: Gabe Black 574309Sgblack@eecs.umich.edu 584533Sgblack@eecs.umich.edu//Include the definitions of the micro ops. 594679Sgblack@eecs.umich.edu//These are python representations of static insts which stand on their own 604679Sgblack@eecs.umich.edu//and make up an internal instruction set. They are used by the micro 614679Sgblack@eecs.umich.edu//assembler. 624533Sgblack@eecs.umich.edu##include "microops/microops.isa" 634533Sgblack@eecs.umich.edu 644537Sgblack@eecs.umich.edu//Include code to build macroops in both C++ and python. 654533Sgblack@eecs.umich.edu##include "macroop.isa" 664528Sgblack@eecs.umich.edu 674528Sgblack@eecs.umich.edulet {{ 684528Sgblack@eecs.umich.edu import sys 694528Sgblack@eecs.umich.edu sys.path[0:0] = ["src/arch/x86/isa/"] 704528Sgblack@eecs.umich.edu from insts import microcode 714605Sgblack@eecs.umich.edu # print microcode 724528Sgblack@eecs.umich.edu from micro_asm import MicroAssembler, Rom_Macroop, Rom 734528Sgblack@eecs.umich.edu mainRom = Rom('main ROM') 744528Sgblack@eecs.umich.edu assembler = MicroAssembler(X86Macroop, microopClasses, mainRom, Rom_Macroop) 754615Sgblack@eecs.umich.edu # Add in symbols for the microcode registers 764615Sgblack@eecs.umich.edu for num in range(15): 774615Sgblack@eecs.umich.edu assembler.symbols["t%d" % num] = "NUM_INTREGS+%d" % num 785045Sgblack@eecs.umich.edu for num in range(7): 795045Sgblack@eecs.umich.edu assembler.symbols["ufp%d" % num] = "FLOATREG_MICROFP(%d)" % num 804615Sgblack@eecs.umich.edu # Add in symbols for the segment descriptor registers 814615Sgblack@eecs.umich.edu for letter in ("C", "D", "E", "F", "G", "S"): 824615Sgblack@eecs.umich.edu assembler.symbols["%ss" % letter.lower()] = "SEGMENT_REG_%sS" % letter 835291Sgblack@eecs.umich.edu 845294Sgblack@eecs.umich.edu for reg in ("TR", "IDTR"): 855291Sgblack@eecs.umich.edu assembler.symbols[reg.lower()] = "SYS_SEGMENT_REG_%s" % reg 865291Sgblack@eecs.umich.edu 875294Sgblack@eecs.umich.edu for reg in ("TSL", "TSG"): 885294Sgblack@eecs.umich.edu assembler.symbols[reg.lower()] = "SEGMENT_REG_%s" % reg 895294Sgblack@eecs.umich.edu 904615Sgblack@eecs.umich.edu # Miscellaneous symbols 914615Sgblack@eecs.umich.edu symbols = { 924615Sgblack@eecs.umich.edu "reg" : "env.reg", 935029Sgblack@eecs.umich.edu "xmml" : "FLOATREG_XMM_LOW(env.reg)", 945029Sgblack@eecs.umich.edu "xmmh" : "FLOATREG_XMM_HIGH(env.reg)", 954615Sgblack@eecs.umich.edu "regm" : "env.regm", 965029Sgblack@eecs.umich.edu "xmmlm" : "FLOATREG_XMM_LOW(env.regm)", 975029Sgblack@eecs.umich.edu "xmmhm" : "FLOATREG_XMM_HIGH(env.regm)", 985161Sgblack@eecs.umich.edu "imm" : "adjustedImm", 995161Sgblack@eecs.umich.edu "disp" : "adjustedDisp", 1004863Sgblack@eecs.umich.edu "seg" : "env.seg", 1014615Sgblack@eecs.umich.edu "scale" : "env.scale", 1024615Sgblack@eecs.umich.edu "index" : "env.index", 1034615Sgblack@eecs.umich.edu "base" : "env.base", 1044615Sgblack@eecs.umich.edu "dsz" : "env.dataSize", 1054953Sgblack@eecs.umich.edu "asz" : "env.addressSize", 1064615Sgblack@eecs.umich.edu "ssz" : "env.stackSize" 1074615Sgblack@eecs.umich.edu } 1084863Sgblack@eecs.umich.edu assembler.symbols.update(symbols) 1094863Sgblack@eecs.umich.edu 1104863Sgblack@eecs.umich.edu # Short hand for common scale-index-base combinations. 1114863Sgblack@eecs.umich.edu assembler.symbols["sib"] = \ 1124863Sgblack@eecs.umich.edu [symbols["scale"], symbols["index"], symbols["base"]] 1134863Sgblack@eecs.umich.edu assembler.symbols["riprel"] = \ 1144863Sgblack@eecs.umich.edu ["1", assembler.symbols["t0"], assembler.symbols["t7"]] 1154620Sgblack@eecs.umich.edu 1165149Sgblack@eecs.umich.edu # This segment selects an internal address space mapped to MSRs, 1175149Sgblack@eecs.umich.edu # CPUID info, etc. 1185294Sgblack@eecs.umich.edu assembler.symbols["intseg"] = "SEGMENT_REG_MS" 1195294Sgblack@eecs.umich.edu # This segment always has base 0, and doesn't imply any special handling 1205294Sgblack@eecs.umich.edu # like the internal segment above 1215294Sgblack@eecs.umich.edu assembler.symbols["flatseg"] = "SEGMENT_REG_LS" 1225149Sgblack@eecs.umich.edu 1234620Sgblack@eecs.umich.edu for reg in ('ax', 'bx', 'cx', 'dx', 'sp', 'bp', 'si', 'di'): 1244620Sgblack@eecs.umich.edu assembler.symbols["r%s" % reg] = "INTREG_R%s" % reg.upper() 1254615Sgblack@eecs.umich.edu 1265241Sgblack@eecs.umich.edu for reg in range(15): 1275241Sgblack@eecs.umich.edu assembler.symbols["cr%d" % reg] = "MISCREG_CR%d" % reg 1285241Sgblack@eecs.umich.edu 1294686Sgblack@eecs.umich.edu for flag in ('CF', 'PF', 'ECF', 'AF', 'EZF', 'ZF', 'SF', 'OF'): 1304686Sgblack@eecs.umich.edu assembler.symbols[flag] = flag + "Bit" 1314686Sgblack@eecs.umich.edu 1324686Sgblack@eecs.umich.edu for cond in ('True', 'False', 'ECF', 'EZF', 'SZnZF', 1334953Sgblack@eecs.umich.edu 'MSTRZ', 'STRZ', 'MSTRC', 1344686Sgblack@eecs.umich.edu 'OF', 'CF', 'ZF', 'CvZF', 1354686Sgblack@eecs.umich.edu 'SF', 'PF', 'SxOF', 'SxOvZF'): 1364686Sgblack@eecs.umich.edu assembler.symbols["C%s" % cond] = "ConditionTests::%s" % cond 1374686Sgblack@eecs.umich.edu assembler.symbols["nC%s" % cond] = "ConditionTests::Not%s" % cond 1384953Sgblack@eecs.umich.edu assembler.symbols["CSTRZnEZF"] = "ConditionTests::STRZnEZF" 1394953Sgblack@eecs.umich.edu assembler.symbols["CSTRnZnEZF"] = "ConditionTests::STRnZnEZF" 1404686Sgblack@eecs.umich.edu 1414686Sgblack@eecs.umich.edu assembler.symbols["CTrue"] = "ConditionTests::True" 1424686Sgblack@eecs.umich.edu assembler.symbols["CFalse"] = "ConditionTests::False" 1434686Sgblack@eecs.umich.edu 1444615Sgblack@eecs.umich.edu # Code literal which forces a default 64 bit operand size in 64 bit mode. 1454615Sgblack@eecs.umich.edu assembler.symbols["oszIn64Override"] = ''' 1464615Sgblack@eecs.umich.edu if (machInst.mode.submode == SixtyFourBitMode && 1474615Sgblack@eecs.umich.edu env.dataSize == 4) 1484615Sgblack@eecs.umich.edu env.dataSize = 8; 1494615Sgblack@eecs.umich.edu ''' 1504615Sgblack@eecs.umich.edu 1515291Sgblack@eecs.umich.edu assembler.symbols["oszForPseudoDesc"] = ''' 1525291Sgblack@eecs.umich.edu if (machInst.mode.submode == SixtyFourBitMode) 1535291Sgblack@eecs.umich.edu env.dataSize = 8; 1545291Sgblack@eecs.umich.edu else 1555291Sgblack@eecs.umich.edu env.dataSize = 4; 1565291Sgblack@eecs.umich.edu ''' 1575291Sgblack@eecs.umich.edu 1585161Sgblack@eecs.umich.edu def trimImm(width): 1595161Sgblack@eecs.umich.edu return "adjustedImm = adjustedImm & mask(%s);" % width 1605161Sgblack@eecs.umich.edu 1615161Sgblack@eecs.umich.edu assembler.symbols["trimImm"] = trimImm 1625161Sgblack@eecs.umich.edu 1635008Sgblack@eecs.umich.edu def labeler(labelStr): 1645008Sgblack@eecs.umich.edu return "label_%s" % labelStr 1655008Sgblack@eecs.umich.edu 1665008Sgblack@eecs.umich.edu assembler.symbols["label"] = labeler 1675008Sgblack@eecs.umich.edu 1685082Sgblack@eecs.umich.edu def stack_index(index): 1695121Sgblack@eecs.umich.edu return "(NUM_FLOATREGS + (((%s) + 8) %% 8))" % index 1705082Sgblack@eecs.umich.edu 1715082Sgblack@eecs.umich.edu assembler.symbols["st"] = stack_index 1725082Sgblack@eecs.umich.edu 1734528Sgblack@eecs.umich.edu macroopDict = assembler.assemble(microcode) 1744528Sgblack@eecs.umich.edu}}; 175