12567SN/A/* 214128Sgiacomo.travaglini@arm.com * Copyright (c) 2010, 2012-2013, 2015,2017-2019 ARM Limited 37585SAli.Saidi@arm.com * All rights reserved 47585SAli.Saidi@arm.com * 57585SAli.Saidi@arm.com * The license below extends only to copyright in the software and shall 67585SAli.Saidi@arm.com * not be construed as granting a license to any other intellectual 77585SAli.Saidi@arm.com * property including but not limited to intellectual property relating 87585SAli.Saidi@arm.com * to a hardware implementation of the functionality of the software 97585SAli.Saidi@arm.com * licensed hereunder. You may use the software subject to the license 107585SAli.Saidi@arm.com * terms below provided that you ensure that this notice is replicated 117585SAli.Saidi@arm.com * unmodified and in its entirety in all distributions of the software, 127585SAli.Saidi@arm.com * modified or unmodified, in source code or in binary form. 137585SAli.Saidi@arm.com * 142567SN/A * Copyright (c) 2002-2006 The Regents of The University of Michigan 152567SN/A * All rights reserved. 162567SN/A * 172567SN/A * Redistribution and use in source and binary forms, with or without 182567SN/A * modification, are permitted provided that the following conditions are 192567SN/A * met: redistributions of source code must retain the above copyright 202567SN/A * notice, this list of conditions and the following disclaimer; 212567SN/A * redistributions in binary form must reproduce the above copyright 222567SN/A * notice, this list of conditions and the following disclaimer in the 232567SN/A * documentation and/or other materials provided with the distribution; 242567SN/A * neither the name of the copyright holders nor the names of its 252567SN/A * contributors may be used to endorse or promote products derived from 262567SN/A * this software without specific prior written permission. 272567SN/A * 282567SN/A * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 292567SN/A * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 302567SN/A * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 312567SN/A * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 322567SN/A * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 332567SN/A * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 342567SN/A * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 352567SN/A * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 362567SN/A * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 372567SN/A * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 382567SN/A * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 392665SN/A * 402665SN/A * Authors: Ali Saidi 412567SN/A */ 422567SN/A 4311793Sbrandon.potter@amd.com#include "arch/arm/system.hh" 4411793Sbrandon.potter@amd.com 458229Snate@binkert.org#include <iostream> 468229Snate@binkert.org 4712531Sandreas.sandberg@arm.com#include "arch/arm/semihosting.hh" 488286SAli.Saidi@ARM.com#include "base/loader/object_file.hh" 498286SAli.Saidi@ARM.com#include "base/loader/symtab.hh" 508286SAli.Saidi@ARM.com#include "cpu/thread_context.hh" 5113531Sjairo.balart@metempsy.com#include "dev/arm/gic_v3.hh" 5211793Sbrandon.potter@amd.com#include "mem/fs_translating_port_proxy.hh" 538286SAli.Saidi@ARM.com#include "mem/physical.hh" 5410037SARM gem5 Developers#include "sim/full_system.hh" 552567SN/A 567650SAli.Saidi@ARM.comusing namespace std; 577650SAli.Saidi@ARM.comusing namespace Linux; 582567SN/A 596757SAli.Saidi@ARM.comArmSystem::ArmSystem(Params *p) 6011234Sandreas.sandberg@arm.com : System(p), 6111234Sandreas.sandberg@arm.com bootLoaders(), bootldr(nullptr), 6211234Sandreas.sandberg@arm.com _haveSecurity(p->have_security), 6310037SARM gem5 Developers _haveLPAE(p->have_lpae), 6410037SARM gem5 Developers _haveVirtualization(p->have_virtualization), 6513173Sgiacomo.travaglini@arm.com _haveCrypto(p->have_crypto), 6610537Sandreas.hansson@arm.com _genericTimer(nullptr), 6713531Sjairo.balart@metempsy.com _gic(nullptr), 6813396Sgiacomo.travaglini@arm.com _resetAddr(p->auto_reset_addr ? 6913396Sgiacomo.travaglini@arm.com (kernelEntry & loadAddrMask) + loadAddrOffset : 7013396Sgiacomo.travaglini@arm.com p->reset_addr), 7110037SARM gem5 Developers _highestELIs64(p->highest_el_is_64), 7210037SARM gem5 Developers _physAddrRange64(p->phys_addr_range_64), 7310037SARM gem5 Developers _haveLargeAsid64(p->have_large_asid_64), 7413759Sgiacomo.gabrielli@arm.com _haveSVE(p->have_sve), 7513759Sgiacomo.gabrielli@arm.com _sveVL(p->sve_vl), 7614133Sjordi.vaquero@metempsy.com _haveLSE(p->have_lse), 7714128Sgiacomo.travaglini@arm.com _havePAN(p->have_pan), 7812005Sandreas.sandberg@arm.com _m5opRange(p->m5ops_base ? 7912005Sandreas.sandberg@arm.com RangeSize(p->m5ops_base, 0x10000) : 8012005Sandreas.sandberg@arm.com AddrRange(1, 0)), // Create an empty range if disabled 8112531Sandreas.sandberg@arm.com semihosting(p->semihosting), 8210037SARM gem5 Developers multiProc(p->multi_proc) 832567SN/A{ 8410037SARM gem5 Developers // Check if the physical address range is valid 8510037SARM gem5 Developers if (_highestELIs64 && ( 8610037SARM gem5 Developers _physAddrRange64 < 32 || 8710037SARM gem5 Developers _physAddrRange64 > 48 || 8810037SARM gem5 Developers (_physAddrRange64 % 4 != 0 && _physAddrRange64 != 42))) { 8910037SARM gem5 Developers fatal("Invalid physical address range (%d)\n", _physAddrRange64); 9010037SARM gem5 Developers } 9110037SARM gem5 Developers 9211234Sandreas.sandberg@arm.com bootLoaders.reserve(p->boot_loader.size()); 9311234Sandreas.sandberg@arm.com for (const auto &bl : p->boot_loader) { 9411234Sandreas.sandberg@arm.com std::unique_ptr<ObjectFile> obj; 9511234Sandreas.sandberg@arm.com obj.reset(createObjectFile(bl)); 968885SAli.Saidi@ARM.com 9711234Sandreas.sandberg@arm.com fatal_if(!obj, "Could not read bootloader: %s\n", bl); 9811234Sandreas.sandberg@arm.com bootLoaders.emplace_back(std::move(obj)); 9911234Sandreas.sandberg@arm.com } 1008885SAli.Saidi@ARM.com 10111234Sandreas.sandberg@arm.com if (kernel) { 10211234Sandreas.sandberg@arm.com bootldr = getBootLoader(kernel); 10311234Sandreas.sandberg@arm.com } else if (!bootLoaders.empty()) { 10411234Sandreas.sandberg@arm.com // No kernel specified, default to the first boot loader 10511234Sandreas.sandberg@arm.com bootldr = bootLoaders[0].get(); 10611234Sandreas.sandberg@arm.com } 10711234Sandreas.sandberg@arm.com 10811234Sandreas.sandberg@arm.com if (!bootLoaders.empty() && !bootldr) 10911234Sandreas.sandberg@arm.com fatal("Can't find a matching boot loader / kernel combination!"); 11011234Sandreas.sandberg@arm.com 11111234Sandreas.sandberg@arm.com if (bootldr) { 11211234Sandreas.sandberg@arm.com bootldr->loadGlobalSymbols(debugSymbolTable); 11313397Sgiacomo.travaglini@arm.com 11413397Sgiacomo.travaglini@arm.com warn_if(bootldr->entryPoint() != _resetAddr, 11513397Sgiacomo.travaglini@arm.com "Bootloader entry point %#x overriding reset address %#x", 11613397Sgiacomo.travaglini@arm.com bootldr->entryPoint(), _resetAddr); 11713397Sgiacomo.travaglini@arm.com const_cast<Addr&>(_resetAddr) = bootldr->entryPoint(); 11813397Sgiacomo.travaglini@arm.com 11910037SARM gem5 Developers if ((bootldr->getArch() == ObjectFile::Arm64) && !_highestELIs64) { 12010037SARM gem5 Developers warn("Highest ARM exception-level set to AArch32 but bootloader " 12110037SARM gem5 Developers "is for AArch64. Assuming you wanted these to match.\n"); 12210037SARM gem5 Developers _highestELIs64 = true; 12310037SARM gem5 Developers } else if ((bootldr->getArch() == ObjectFile::Arm) && _highestELIs64) { 12410037SARM gem5 Developers warn("Highest ARM exception-level set to AArch64 but bootloader " 12510037SARM gem5 Developers "is for AArch32. Assuming you wanted these to match.\n"); 12610037SARM gem5 Developers _highestELIs64 = false; 12710037SARM gem5 Developers } 12811234Sandreas.sandberg@arm.com } 12910037SARM gem5 Developers 1308885SAli.Saidi@ARM.com debugPrintkEvent = addKernelFuncEvent<DebugPrintkEvent>("dprintk"); 1318706Sandreas.hansson@arm.com} 1328706Sandreas.hansson@arm.com 1338706Sandreas.hansson@arm.comvoid 1348706Sandreas.hansson@arm.comArmSystem::initState() 1358706Sandreas.hansson@arm.com{ 1368706Sandreas.hansson@arm.com // Moved from the constructor to here since it relies on the 1378706Sandreas.hansson@arm.com // address map being resolved in the interconnect 1388706Sandreas.hansson@arm.com 1398706Sandreas.hansson@arm.com // Call the initialisation of the super class 1408706Sandreas.hansson@arm.com System::initState(); 1418706Sandreas.hansson@arm.com 1428706Sandreas.hansson@arm.com const Params* p = params(); 1432567SN/A 1448885SAli.Saidi@ARM.com if (bootldr) { 14513531Sjairo.balart@metempsy.com bool isGICv3System = dynamic_cast<Gicv3 *>(getGIC()) != nullptr; 1468706Sandreas.hansson@arm.com bootldr->loadSections(physProxy); 1478286SAli.Saidi@ARM.com 1488286SAli.Saidi@ARM.com inform("Using bootloader at address %#x\n", bootldr->entryPoint()); 1498286SAli.Saidi@ARM.com 1508286SAli.Saidi@ARM.com // Put the address of the boot loader into r7 so we know 1518286SAli.Saidi@ARM.com // where to branch to after the reset fault 1528286SAli.Saidi@ARM.com // All other values needed by the boot loader to know what to do 15313531Sjairo.balart@metempsy.com if (!p->flags_addr) 15413531Sjairo.balart@metempsy.com fatal("flags_addr must be set with bootloader\n"); 15513531Sjairo.balart@metempsy.com 15613531Sjairo.balart@metempsy.com if (!p->gic_cpu_addr && !isGICv3System) 15713531Sjairo.balart@metempsy.com fatal("gic_cpu_addr must be set with bootloader\n"); 1588885SAli.Saidi@ARM.com 1598286SAli.Saidi@ARM.com for (int i = 0; i < threadContexts.size(); i++) { 16010037SARM gem5 Developers if (!_highestELIs64) 16110037SARM gem5 Developers threadContexts[i]->setIntReg(3, (kernelEntry & loadAddrMask) + 16210037SARM gem5 Developers loadAddrOffset); 16313531Sjairo.balart@metempsy.com if (!isGICv3System) 16413531Sjairo.balart@metempsy.com threadContexts[i]->setIntReg(4, params()->gic_cpu_addr); 1658286SAli.Saidi@ARM.com threadContexts[i]->setIntReg(5, params()->flags_addr); 1668286SAli.Saidi@ARM.com } 16710037SARM gem5 Developers inform("Using kernel entry physical address at %#x\n", 16810037SARM gem5 Developers (kernelEntry & loadAddrMask) + loadAddrOffset); 1698286SAli.Saidi@ARM.com } else { 1708286SAli.Saidi@ARM.com // Set the initial PC to be at start of the kernel code 17110037SARM gem5 Developers if (!_highestELIs64) 17210037SARM gem5 Developers threadContexts[0]->pcState((kernelEntry & loadAddrMask) + 17310037SARM gem5 Developers loadAddrOffset); 1748286SAli.Saidi@ARM.com } 1752567SN/A} 1762567SN/A 17712317Sgiacomo.travaglini@arm.comArmSystem* 17812317Sgiacomo.travaglini@arm.comArmSystem::getArmSystem(ThreadContext *tc) 17912317Sgiacomo.travaglini@arm.com{ 18012317Sgiacomo.travaglini@arm.com ArmSystem *a_sys = dynamic_cast<ArmSystem *>(tc->getSystemPtr()); 18112317Sgiacomo.travaglini@arm.com assert(a_sys); 18212317Sgiacomo.travaglini@arm.com return a_sys; 18312317Sgiacomo.travaglini@arm.com} 18412317Sgiacomo.travaglini@arm.com 18510037SARM gem5 Developersbool 18610037SARM gem5 DevelopersArmSystem::haveSecurity(ThreadContext *tc) 18710037SARM gem5 Developers{ 18812317Sgiacomo.travaglini@arm.com return FullSystem? getArmSystem(tc)->haveSecurity() : false; 18910037SARM gem5 Developers} 19010037SARM gem5 Developers 19110037SARM gem5 Developers 1926757SAli.Saidi@ARM.comArmSystem::~ArmSystem() 1932567SN/A{ 1948286SAli.Saidi@ARM.com if (debugPrintkEvent) 1958286SAli.Saidi@ARM.com delete debugPrintkEvent; 1962567SN/A} 1972567SN/A 19811234Sandreas.sandberg@arm.comObjectFile * 19911234Sandreas.sandberg@arm.comArmSystem::getBootLoader(ObjectFile *const obj) 20011234Sandreas.sandberg@arm.com{ 20111234Sandreas.sandberg@arm.com for (auto &bl : bootLoaders) { 20211234Sandreas.sandberg@arm.com if (bl->getArch() == obj->getArch()) 20311234Sandreas.sandberg@arm.com return bl.get(); 20411234Sandreas.sandberg@arm.com } 20511234Sandreas.sandberg@arm.com 20611234Sandreas.sandberg@arm.com return nullptr; 20711234Sandreas.sandberg@arm.com} 20811234Sandreas.sandberg@arm.com 20910037SARM gem5 Developersbool 21010037SARM gem5 DevelopersArmSystem::haveLPAE(ThreadContext *tc) 21110037SARM gem5 Developers{ 21212317Sgiacomo.travaglini@arm.com return FullSystem? getArmSystem(tc)->haveLPAE() : false; 21310037SARM gem5 Developers} 21410037SARM gem5 Developers 21510037SARM gem5 Developersbool 21610037SARM gem5 DevelopersArmSystem::haveVirtualization(ThreadContext *tc) 21710037SARM gem5 Developers{ 21812317Sgiacomo.travaglini@arm.com return FullSystem? getArmSystem(tc)->haveVirtualization() : false; 21910037SARM gem5 Developers} 22010037SARM gem5 Developers 22110037SARM gem5 Developersbool 22210037SARM gem5 DevelopersArmSystem::highestELIs64(ThreadContext *tc) 22310037SARM gem5 Developers{ 22412317Sgiacomo.travaglini@arm.com return FullSystem? getArmSystem(tc)->highestELIs64() : true; 22510037SARM gem5 Developers} 22610037SARM gem5 Developers 22710037SARM gem5 DevelopersExceptionLevel 22810037SARM gem5 DevelopersArmSystem::highestEL(ThreadContext *tc) 22910037SARM gem5 Developers{ 23012317Sgiacomo.travaglini@arm.com return FullSystem? getArmSystem(tc)->highestEL() : EL1; 23110037SARM gem5 Developers} 23210037SARM gem5 Developers 23312318Sgiacomo.travaglini@arm.combool 23412318Sgiacomo.travaglini@arm.comArmSystem::haveEL(ThreadContext *tc, ExceptionLevel el) 23512318Sgiacomo.travaglini@arm.com{ 23612318Sgiacomo.travaglini@arm.com switch (el) { 23712318Sgiacomo.travaglini@arm.com case EL0: 23812318Sgiacomo.travaglini@arm.com case EL1: 23912318Sgiacomo.travaglini@arm.com return true; 24012318Sgiacomo.travaglini@arm.com case EL2: 24112318Sgiacomo.travaglini@arm.com return haveVirtualization(tc); 24212318Sgiacomo.travaglini@arm.com case EL3: 24312318Sgiacomo.travaglini@arm.com return haveSecurity(tc); 24412318Sgiacomo.travaglini@arm.com default: 24512318Sgiacomo.travaglini@arm.com warn("Unimplemented Exception Level\n"); 24612318Sgiacomo.travaglini@arm.com return false; 24712318Sgiacomo.travaglini@arm.com } 24812318Sgiacomo.travaglini@arm.com} 24912318Sgiacomo.travaglini@arm.com 25010037SARM gem5 DevelopersAddr 25113396Sgiacomo.travaglini@arm.comArmSystem::resetAddr(ThreadContext *tc) 25210037SARM gem5 Developers{ 25313396Sgiacomo.travaglini@arm.com return getArmSystem(tc)->resetAddr(); 25410037SARM gem5 Developers} 25510037SARM gem5 Developers 25610037SARM gem5 Developersuint8_t 25710037SARM gem5 DevelopersArmSystem::physAddrRange(ThreadContext *tc) 25810037SARM gem5 Developers{ 25912317Sgiacomo.travaglini@arm.com return getArmSystem(tc)->physAddrRange(); 26010037SARM gem5 Developers} 26110037SARM gem5 Developers 26210037SARM gem5 DevelopersAddr 26310037SARM gem5 DevelopersArmSystem::physAddrMask(ThreadContext *tc) 26410037SARM gem5 Developers{ 26512317Sgiacomo.travaglini@arm.com return getArmSystem(tc)->physAddrMask(); 26610037SARM gem5 Developers} 26710037SARM gem5 Developers 26810037SARM gem5 Developersbool 26910037SARM gem5 DevelopersArmSystem::haveLargeAsid64(ThreadContext *tc) 27010037SARM gem5 Developers{ 27112317Sgiacomo.travaglini@arm.com return getArmSystem(tc)->haveLargeAsid64(); 27210037SARM gem5 Developers} 27310810Sbr@bsdpad.com 27412531Sandreas.sandberg@arm.combool 27512531Sandreas.sandberg@arm.comArmSystem::haveSemihosting(ThreadContext *tc) 27612531Sandreas.sandberg@arm.com{ 27712534Sgiacomo.travaglini@arm.com return FullSystem && getArmSystem(tc)->haveSemihosting(); 27812531Sandreas.sandberg@arm.com} 27912531Sandreas.sandberg@arm.com 28012531Sandreas.sandberg@arm.comuint64_t 28112531Sandreas.sandberg@arm.comArmSystem::callSemihosting64(ThreadContext *tc, 28212531Sandreas.sandberg@arm.com uint32_t op, uint64_t param) 28312531Sandreas.sandberg@arm.com{ 28412531Sandreas.sandberg@arm.com ArmSystem *sys = getArmSystem(tc); 28512531Sandreas.sandberg@arm.com return sys->semihosting->call64(tc, op, param); 28612531Sandreas.sandberg@arm.com} 28712531Sandreas.sandberg@arm.com 28812531Sandreas.sandberg@arm.comuint32_t 28912531Sandreas.sandberg@arm.comArmSystem::callSemihosting32(ThreadContext *tc, 29012531Sandreas.sandberg@arm.com uint32_t op, uint32_t param) 29112531Sandreas.sandberg@arm.com{ 29212531Sandreas.sandberg@arm.com ArmSystem *sys = getArmSystem(tc); 29312531Sandreas.sandberg@arm.com return sys->semihosting->call32(tc, op, param); 29412531Sandreas.sandberg@arm.com} 29512531Sandreas.sandberg@arm.com 2966757SAli.Saidi@ARM.comArmSystem * 2976757SAli.Saidi@ARM.comArmSystemParams::create() 2982567SN/A{ 2996757SAli.Saidi@ARM.com return new ArmSystem(this); 3002567SN/A} 30110810Sbr@bsdpad.com 30210810Sbr@bsdpad.comvoid 30310810Sbr@bsdpad.comGenericArmSystem::initState() 30410810Sbr@bsdpad.com{ 30510810Sbr@bsdpad.com // Moved from the constructor to here since it relies on the 30610810Sbr@bsdpad.com // address map being resolved in the interconnect 30710810Sbr@bsdpad.com 30810810Sbr@bsdpad.com // Call the initialisation of the super class 30910810Sbr@bsdpad.com ArmSystem::initState(); 31010810Sbr@bsdpad.com} 31110810Sbr@bsdpad.com 31210810Sbr@bsdpad.comGenericArmSystem * 31310810Sbr@bsdpad.comGenericArmSystemParams::create() 31410810Sbr@bsdpad.com{ 31510810Sbr@bsdpad.com 31610810Sbr@bsdpad.com return new GenericArmSystem(this); 31710810Sbr@bsdpad.com} 318