fs.py revision 8919:c1366a30d5eb 
1# Copyright (c) 2010-2011 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder.  You may use the software subject to the license
9# terms below provided that you ensure that this notice is replicated
10# unmodified and in its entirety in all distributions of the software,
11# modified or unmodified, in source code or in binary form.
12#
13# Copyright (c) 2006-2007 The Regents of The University of Michigan
14# All rights reserved.
15#
16# Redistribution and use in source and binary forms, with or without
17# modification, are permitted provided that the following conditions are
18# met: redistributions of source code must retain the above copyright
19# notice, this list of conditions and the following disclaimer;
20# redistributions in binary form must reproduce the above copyright
21# notice, this list of conditions and the following disclaimer in the
22# documentation and/or other materials provided with the distribution;
23# neither the name of the copyright holders nor the names of its
24# contributors may be used to endorse or promote products derived from
25# this software without specific prior written permission.
26#
27# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
30# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
32# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
33# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
34# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
35# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
36# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38#
39# Authors: Ali Saidi
40
41import optparse
42import os
43import sys
44
45import m5
46from m5.defines import buildEnv
47from m5.objects import *
48from m5.util import addToPath, fatal
49
50addToPath('../common')
51
52from FSConfig import *
53from SysPaths import *
54from Benchmarks import *
55import Simulation
56import CacheConfig
57from Caches import *
58
59# Get paths we might need.  It's expected this file is in m5/configs/example.
60config_path = os.path.dirname(os.path.abspath(__file__))
61config_root = os.path.dirname(config_path)
62
63parser = optparse.OptionParser()
64
65# Simulation options
66parser.add_option("--timesync", action="store_true",
67        help="Prevent simulated time from getting ahead of real time")
68
69# System options
70parser.add_option("--kernel", action="store", type="string")
71parser.add_option("--script", action="store", type="string")
72parser.add_option("--frame-capture", action="store_true",
73        help="Stores changed frame buffers from the VNC server to compressed "\
74        "files in the gem5 output directory")
75
76if buildEnv['TARGET_ISA'] == "arm":
77    parser.add_option("--bare-metal", action="store_true",
78               help="Provide the raw system without the linux specific bits")
79    parser.add_option("--machine-type", action="store", type="choice",
80            choices=ArmMachineType.map.keys(), default="RealView_PBX")
81# Benchmark options
82parser.add_option("--dual", action="store_true",
83                  help="Simulate two systems attached with an ethernet link")
84parser.add_option("-b", "--benchmark", action="store", type="string",
85                  dest="benchmark",
86                  help="Specify the benchmark to run. Available benchmarks: %s"\
87                  % DefinedBenchmarks)
88
89# Metafile options
90parser.add_option("--etherdump", action="store", type="string", dest="etherdump",
91                  help="Specify the filename to dump a pcap capture of the" \
92                  "ethernet traffic")
93
94execfile(os.path.join(config_root, "common", "Options.py"))
95
96(options, args) = parser.parse_args()
97
98if args:
99    print "Error: script doesn't take any positional arguments"
100    sys.exit(1)
101
102# driver system CPU is always simple... note this is an assignment of
103# a class, not an instance.
104DriveCPUClass = AtomicSimpleCPU
105drive_mem_mode = 'atomic'
106
107# system under test can be any CPU
108(TestCPUClass, test_mem_mode, FutureClass) = Simulation.setCPUClass(options)
109
110TestCPUClass.clock = '2GHz'
111DriveCPUClass.clock = '2GHz'
112
113if options.benchmark:
114    try:
115        bm = Benchmarks[options.benchmark]
116    except KeyError:
117        print "Error benchmark %s has not been defined." % options.benchmark
118        print "Valid benchmarks are: %s" % DefinedBenchmarks
119        sys.exit(1)
120else:
121    if options.dual:
122        bm = [SysConfig(), SysConfig()]
123    else:
124        bm = [SysConfig()]
125
126np = options.num_cpus
127
128if buildEnv['TARGET_ISA'] == "alpha":
129    test_sys = makeLinuxAlphaSystem(test_mem_mode, bm[0])
130elif buildEnv['TARGET_ISA'] == "mips":
131    test_sys = makeLinuxMipsSystem(test_mem_mode, bm[0])
132elif buildEnv['TARGET_ISA'] == "sparc":
133    test_sys = makeSparcSystem(test_mem_mode, bm[0])
134elif buildEnv['TARGET_ISA'] == "x86":
135    test_sys = makeLinuxX86System(test_mem_mode, options.num_cpus, bm[0])
136    Simulation.setWorkCountOptions(test_sys, options)
137elif buildEnv['TARGET_ISA'] == "arm":
138    test_sys = makeArmSystem(test_mem_mode,
139            options.machine_type, bm[0],
140            bare_metal=options.bare_metal)
141    Simulation.setWorkCountOptions(test_sys, options)
142else:
143    fatal("incapable of building non-alpha or non-sparc full system!")
144
145if options.kernel is not None:
146    test_sys.kernel = binary(options.kernel)
147
148if options.script is not None:
149    test_sys.readfile = options.script
150
151test_sys.init_param = options.init_param
152
153test_sys.cpu = [TestCPUClass(cpu_id=i) for i in xrange(np)]
154
155if bm[0]:
156    mem_size = bm[0].mem()
157else:
158    mem_size = SysConfig().mem()
159if options.caches or options.l2cache:
160    test_sys.iocache = IOCache(addr_ranges=[test_sys.physmem.range])
161    test_sys.iocache.cpu_side = test_sys.iobus.master
162    test_sys.iocache.mem_side = test_sys.membus.slave
163else:
164    test_sys.iobridge = Bridge(delay='50ns', nack_delay='4ns',
165                               ranges = [test_sys.physmem.range])
166    test_sys.iobridge.slave = test_sys.iobus.master
167    test_sys.iobridge.master = test_sys.membus.slave
168
169for i in xrange(np):
170    if options.fastmem:
171        test_sys.cpu[i].physmem_port = test_sys.physmem.port
172    if options.checker:
173        test_sys.cpu[i].addCheckerCpu()
174
175CacheConfig.config_cache(options, test_sys)
176
177if buildEnv['TARGET_ISA'] == 'mips':
178    setMipsOptions(TestCPUClass)
179
180if len(bm) == 2:
181    if buildEnv['TARGET_ISA'] == 'alpha':
182        drive_sys = makeLinuxAlphaSystem(drive_mem_mode, bm[1])
183    elif buildEnv['TARGET_ISA'] == 'mips':
184        drive_sys = makeLinuxMipsSystem(drive_mem_mode, bm[1])
185    elif buildEnv['TARGET_ISA'] == 'sparc':
186        drive_sys = makeSparcSystem(drive_mem_mode, bm[1])
187    elif buildEnv['TARGET_ISA'] == 'x86':
188        drive_sys = makeX86System(drive_mem_mode, np, bm[1])
189    elif buildEnv['TARGET_ISA'] == 'arm':
190        drive_sys = makeArmSystem(drive_mem_mode, options.machine_type, bm[1])
191
192    drive_sys.cpu = DriveCPUClass(cpu_id=0)
193    drive_sys.cpu.createInterruptController()
194    drive_sys.cpu.connectAllPorts(drive_sys.membus)
195    if options.fastmem:
196        drive_sys.cpu.physmem_port = drive_sys.physmem.port
197    if options.kernel is not None:
198        drive_sys.kernel = binary(options.kernel)
199    drive_sys.iobridge = Bridge(delay='50ns', nack_delay='4ns',
200                               ranges = [drive_sys.physmem.range])
201    drive_sys.iobridge.slave = drive_sys.iobus.master
202    drive_sys.iobridge.master = drive_sys.membus.slave
203
204    drive_sys.init_param = options.init_param
205    root = makeDualRoot(True, test_sys, drive_sys, options.etherdump)
206elif len(bm) == 1:
207    root = Root(full_system=True, system=test_sys)
208else:
209    print "Error I don't know how to create more than 2 systems."
210    sys.exit(1)
211
212if options.timesync:
213    root.time_sync_enable = True
214
215if options.frame_capture:
216    VncServer.frame_capture = True
217
218Simulation.run(options, root, test_sys, FutureClass)
219