/gem5/src/dev/arm/ |
H A D | smmu_v3_caches.hh | 115 uint16_t vmid; member in struct:SMMUTLB::Entry 135 void invalidateVA(Addr va, uint16_t asid, uint16_t vmid); 136 void invalidateVAA(Addr va, uint16_t vmid); 137 void invalidateASID(uint16_t asid, uint16_t vmid); 138 void invalidateVMID(uint16_t vmid); 164 uint16_t vmid; member in struct:ARMArchTLB::Entry 175 const Entry *lookup(Addr va, uint16_t asid, uint16_t vmid, 180 void invalidateVA(Addr va, uint16_t asid, uint16_t vmid); 181 void invalidateVAA(Addr va, uint16_t vmid); 182 void invalidateASID(uint16_t asid, uint16_t vmid); 207 uint16_t vmid; member in struct:IPACache::Entry 255 uint16_t vmid; member in struct:ConfigCache::Entry 295 uint16_t vmid; member in struct:WalkCache::Entry [all...] |
H A D | smmu_v3_caches.cc | 289 SMMUTLB::invalidateVA(Addr va, uint16_t asid, uint16_t vmid) argument 297 e.asid==asid && e.vmid==vmid) 305 SMMUTLB::invalidateVAA(Addr va, uint16_t vmid) argument 312 if ((e.va & e.vaMask) == (va & e.vaMask) && e.vmid==vmid) 318 SMMUTLB::invalidateASID(uint16_t asid, uint16_t vmid) argument 326 if (e.asid==asid && e.vmid==vmid) 333 SMMUTLB::invalidateVMID(uint16_t vmid) argument 459 lookup(Addr va, uint16_t asid, uint16_t vmid, bool updStats) argument 513 invalidateVA(Addr va, uint16_t asid, uint16_t vmid) argument 529 invalidateVAA(Addr va, uint16_t vmid) argument 544 invalidateASID(uint16_t asid, uint16_t vmid) argument 559 invalidateVMID(uint16_t vmid) argument 658 lookup(Addr ipa, uint16_t vmid, bool updStats) argument 711 invalidateIPA(Addr ipa, uint16_t vmid) argument 739 invalidateVMID(uint16_t vmid) argument 1014 lookup(Addr va, Addr vaMask, uint16_t asid, uint16_t vmid, unsigned stage, unsigned level, bool updStats) argument 1086 invalidateVA(Addr va, uint16_t asid, uint16_t vmid, const bool leaf_only) argument 1105 invalidateVAA(Addr va, uint16_t vmid, const bool leaf_only) argument 1123 invalidateASID(uint16_t asid, uint16_t vmid) argument 1138 invalidateVMID(uint16_t vmid) argument [all...] |
H A D | smmu_v3.cc | 460 DPRINTF(SMMUv3, "CMD_TLBI_NH_ALL vmid=%#x\n", cmd.dw0.vmid); 462 slave_interface->microTLB->invalidateVMID(cmd.dw0.vmid); 463 slave_interface->mainTLB->invalidateVMID(cmd.dw0.vmid); 465 tlb.invalidateVMID(cmd.dw0.vmid); 466 walkCache.invalidateVMID(cmd.dw0.vmid); 471 DPRINTF(SMMUv3, "CMD_TLBI_NH_ASID asid=%#x vmid=%#x\n", 472 cmd.dw0.asid, cmd.dw0.vmid); 475 cmd.dw0.asid, cmd.dw0.vmid); 477 cmd.dw0.asid, cmd.dw0.vmid); [all...] |
H A D | smmu_v3_transl.cc | 384 smmu.tlb.lookup(request.addr, context.asid, context.vmid); 388 DPRINTF(SMMUv3, "SMMU TLB miss vaddr=%#x asid=%#x vmid=%#x\n", 389 request.addr, context.asid, context.vmid); 395 "SMMU TLB hit vaddr=%#x amask=%#x asid=%#x vmid=%#x paddr=%#x\n", 396 request.addr, e->vaMask, context.asid, context.vmid, e->pa); 425 e.vmid = context.vmid; 457 e.vmid = context.vmid; 489 e.vmid 647 walkCacheLookup( Yield &yield, const WalkCache::Entry *&walkEntry, Addr addr, uint16_t asid, uint16_t vmid, unsigned stage, unsigned level) argument [all...] |
H A D | smmu_v3_transl.hh | 73 uint16_t vmid; member in struct:SMMUTranslationProcess::TranslContext 122 Addr addr, uint16_t asid, uint16_t vmid,
|
H A D | smmu_v3_defs.hh | 357 Bitfield<47, 32> vmid; member in struct:SMMUCommand
|
/gem5/src/arch/arm/ |
H A D | pagetable.hh | 114 uint8_t vmid; // Virtual machine Identifier member in struct:ArmISA::TlbEntry 153 attributes(0), lookupLevel(L1), asid(_asn), vmid(0), N(0), 169 vmid(0), N(0), innerAttrs(0), outerAttrs(0), ap(0), hap(0x3), 215 match = isHyp || (_vmid == vmid); 290 "ns:%d nstid:%d g:%d el:%d", vpn << N, asid, vmid, 302 SERIALIZE_SCALAR(vmid); variable 332 UNSERIALIZE_SCALAR(vmid); variable
|
H A D | tlb.cc | 82 isHyp(false), asid(0), vmid(0), hcr(0), dacr(0), 127 TlbEntry *e = lookup(va, asid, vmid, isHyp, isSecure, true, false, 152 TLB::lookup(Addr va, uint16_t asn, uint8_t vmid, bool hyp, bool secure, argument 161 if ((!ignore_asn && table[x].match(va, asn, vmid, hyp, secure, false, 163 (ignore_asn && table[x].match(va, vmid, hyp, secure, target_el))) { 183 va, asn, retval ? "hit" : "miss", vmid, hyp, secure, 198 " asid:%d vmid:%d N:%d global:%d valid:%d nc:%d xn:%d" 200 entry.size, entry.vpn, entry.asid, entry.vmid, entry.N, 209 table[size-1].vmid, table[size-1].pfn << table[size-1].N, 252 (te->vmid [all...] |
H A D | tlb.hh | 206 * @param vmid The virtual machine ID used for stage 2 translation 213 TlbEntry *lookup(Addr vpn, uint16_t asn, uint8_t vmid, bool hyp, 421 uint8_t vmid; member in class:ArmISA::TLB
|
H A D | table_walker.cc | 132 asid(0), vmid(0), isHyp(false), transState(nullptr), 249 currState->vmid = _vmid; 373 currState->vmid, currState->isHyp, currState->isSecure, true, false, 439 currState->vmid, currState->isHyp, currState->isSecure, true, 2058 te.vmid = currState->vmid; 2108 "vmid:%d hyp:%d nc:%d ns:%d\n", te.vpn, te.xn, te.pxn, 2109 te.ap, static_cast<uint8_t>(te.domain), te.asid, te.vmid, te.isHyp,
|
H A D | table_walker.hh | 711 uint8_t vmid; member in class:ArmISA::TableWalker::LongDescriptor::WalkerState
|