Searched refs:divCeil (Results 1 - 15 of 15) sorted by relevance
/gem5/src/mem/ |
H A D | drampower.cc | 80 timingSpec.RC = divCeil((p->tRAS + p->tRP), p->tCK); 81 timingSpec.RCD = divCeil(p->tRCD, p->tCK); 82 timingSpec.RL = divCeil(p->tCL, p->tCK); 83 timingSpec.RP = divCeil(p->tRP, p->tCK); 84 timingSpec.RFC = divCeil(p->tRFC, p->tCK); 85 timingSpec.RAS = divCeil(p->tRAS, p->tCK); 90 timingSpec.RTP = divCeil(p->tRTP, p->tCK); 91 timingSpec.WR = divCeil(p->tWR, p->tCK); 92 timingSpec.XP = divCeil(p->tXP, p->tCK); 93 timingSpec.XPDLL = divCeil( [all...] |
H A D | serial_link.cc | 150 cycles += Cycles(divCeil(pkt->getSize() * 8, serial_link.num_lanes 211 cycles += Cycles(divCeil(pkt->getSize() * 8, 298 Cycles cycles = Cycles(divCeil(pkt->getSize() * 8, 343 Cycles cycles = Cycles(divCeil(pkt->getSize() * 8,
|
H A D | dramsim2.cc | 289 assert(cycle == divCeil(curTick() - startTick, 317 assert(cycle == divCeil(curTick() - startTick,
|
H A D | dram_ctrl.cc | 248 timeStampOffset = divCeil(curTick(), tCK); 641 unsigned int dram_pkt_count = divCeil(offset + size, burstSize); 981 DPRINTF(DRAMPower, "%llu,ACT,%d,%d\n", divCeil(act_tick, tCK) - 1084 DPRINTF(DRAMPower, "%llu,PRE,%d,%d\n", divCeil(pre_at, tCK) - 1284 DPRINTF(DRAMPower, "%llu,%s,%d,%d\n", divCeil(cmd_at, tCK) - 1821 divCeil(cmd.timeStamp, memory.tCK) - 1972 divCeil(pre_at, memory.tCK) - 2017 DPRINTF(DRAMPower, "%llu,REF,0,%d\n", divCeil(curTick(), memory.tCK) - 2120 DPRINTF(DRAMPower, "%llu,PDN_F_ACT,0,%d\n", divCeil(tick, 2129 DPRINTF(DRAMPower, "%llu,PDN_F_PRE,0,%d\n", divCeil(tic [all...] |
H A D | xbar.cc | 123 divCeil(pkt->getSize(), width) *
|
/gem5/src/sim/ |
H A D | clocked_object.hh | 102 Cycles elapsedCycles(divCeil(curTick() - tick, clockPeriod())); 142 Cycles elapsedCycles(divCeil(curTick(), clockPeriod())); 227 return Cycles(divCeil(t, clockPeriod()));
|
H A D | process.cc | 298 int npages = divCeil(size, (int64_t)PageBytes);
|
/gem5/src/mem/qos/ |
H A D | mem_sink.cc | 140 uint64_t required_entries = divCeil(pkt->getSize(), memoryPacketSize); 268 uint64_t removed_entries = divCeil(pkt->getSize(), memoryPacketSize);
|
H A D | mem_ctrl.hh | 365 uint64_t moved_entries = divCeil(pkt->getSize(),
|
/gem5/src/base/ |
H A D | intmath.hh | 198 divCeil(const T& a, const U& b) function
|
/gem5/src/cpu/testers/traffic_gen/ |
H A D | traffic_gen.cc | 243 num_seq_pkts = divCeil(stride_size, blocksize);
|
/gem5/src/gpu-compute/ |
H A D | dispatcher.cc | 218 ndr->numWg[i] = divCeil(curTask.gdSize[i], curTask.wgSize[i]);
|
H A D | compute_unit.cc | 257 w->barrierSlots = divCeil(w->actualWgSzTotal, wfSize());
|
/gem5/src/cpu/simple/ |
H A D | atomic.cc | 751 latency += divCeil(stall_ticks, clockPeriod()) *
|
/gem5/src/dev/arm/ |
H A D | gic_v3_distributor.cc | 119 int it_lines_number = divCeil(max_spi_int_id + 1, 32) - 1;
|
Completed in 36 milliseconds