Searched hist:8631 (Results 1 - 16 of 16) sorted by relevance

/gem5/tests/configs/
H A Dpc-o3-timing.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
H A Dtsunami-o3-dual.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
H A Dtsunami-o3.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
H A Drealview-o3-dual.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
H A Drealview-o3.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
H A Do3-timing-mp.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
H A Do3-timing.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
/gem5/configs/common/
H A DCaches.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
/gem5/src/arch/sparc/linux/
H A Dsyscalls.ccdiff 5513:8631b29873a2 Wed Jul 23 17:41:00 EDT 2008 Michael Adler <Michael.Adler@intel.com> syscalls: Add a bunch of missing system calls.
readlink, umask, truncate, ftruncate, mkdir, and getcwd.
/gem5/src/arch/sparc/solaris/
H A Dprocess.ccdiff 5513:8631b29873a2 Wed Jul 23 17:41:00 EDT 2008 Michael Adler <Michael.Adler@intel.com> syscalls: Add a bunch of missing system calls.
readlink, umask, truncate, ftruncate, mkdir, and getcwd.
/gem5/src/cpu/o3/
H A DO3CPU.pydiff 8631:8c038d4cd210 Thu Dec 01 03:15:00 EST 2011 Chander Sudanthi <chander.sudanthi@arm.com> O3: Remove hardcoded tgts_per_mshr in O3CPU.py.

There are two lines in O3CPU.py that set the dcache and icache
tgts_per_mshr to 20, ignoring any pre-configured value of tgts_per_mshr.
This patch removes these hardcoded lines from O3CPU.py and sets the default
L1 cache mshr targets to 20.
/gem5/src/arch/mips/linux/
H A Dprocess.ccdiff 5513:8631b29873a2 Wed Jul 23 17:41:00 EDT 2008 Michael Adler <Michael.Adler@intel.com> syscalls: Add a bunch of missing system calls.
readlink, umask, truncate, ftruncate, mkdir, and getcwd.
/gem5/src/arch/alpha/linux/
H A Dprocess.ccdiff 5513:8631b29873a2 Wed Jul 23 17:41:00 EDT 2008 Michael Adler <Michael.Adler@intel.com> syscalls: Add a bunch of missing system calls.
readlink, umask, truncate, ftruncate, mkdir, and getcwd.
/gem5/src/sim/
H A Dprocess.hhdiff 5513:8631b29873a2 Wed Jul 23 17:41:00 EDT 2008 Michael Adler <Michael.Adler@intel.com> syscalls: Add a bunch of missing system calls.
readlink, umask, truncate, ftruncate, mkdir, and getcwd.
H A Dsyscall_emul.ccdiff 5513:8631b29873a2 Wed Jul 23 17:41:00 EDT 2008 Michael Adler <Michael.Adler@intel.com> syscalls: Add a bunch of missing system calls.
readlink, umask, truncate, ftruncate, mkdir, and getcwd.
H A Dsyscall_emul.hhdiff 5513:8631b29873a2 Wed Jul 23 17:41:00 EDT 2008 Michael Adler <Michael.Adler@intel.com> syscalls: Add a bunch of missing system calls.
readlink, umask, truncate, ftruncate, mkdir, and getcwd.

Completed in 181 milliseconds