Searched hist:13926 (Results 1 - 2 of 2) sorted by relevance
/gem5/src/dev/arm/ | ||
H A D | gic_v3_cpu_interface.hh | diff 13926:d6ebddee93a7 Sat Apr 27 14:37:00 EDT 2019 Giacomo Travaglini <giacomo.travaglini@arm.com> dev-arm: Read correct version of ICC_BPR register Some methods like groupPriorityMask check for the value of binary point registers. Those registers have a minimum value. Writing to those register is taking this into account, but the problem with the minimum value arises when the value is checked before sw is writing to them. In this case the minimum value won't be considered if the read is directly forwarded to the ISA class. Change-Id: Id432a37f1634b02bc478d65c52ffb88323d4bb77 Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/18598 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com> |
H A D | gic_v3_cpu_interface.cc | diff 13926:d6ebddee93a7 Sat Apr 27 14:37:00 EDT 2019 Giacomo Travaglini <giacomo.travaglini@arm.com> dev-arm: Read correct version of ICC_BPR register Some methods like groupPriorityMask check for the value of binary point registers. Those registers have a minimum value. Writing to those register is taking this into account, but the problem with the minimum value arises when the value is checked before sw is writing to them. In this case the minimum value won't be considered if the read is directly forwarded to the ISA class. Change-Id: Id432a37f1634b02bc478d65c52ffb88323d4bb77 Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/18598 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com> |
Completed in 18 milliseconds