Searched hist:13420 (Results 1 - 3 of 3) sorted by relevance
/gem5/src/cpu/pred/ | ||
H A D | ltage.hh | diff 13420:5cb2b90e1cb5 Thu Nov 08 18:30:00 EST 2018 Pau Cabre <pau.cabre@metempsy.com> cpu: Fixed ratio of pred to hyst bits for LTAGE Bimodal The LTAGE paper states 1 hyst bit shared for 4 pred bits. Made this ratio configurable use 4 by default. Also changed the Bimodal structure to use two std::vector<bool> (one for pred and one for hyst bits) Change-Id: I6793e8e358be01b75b8fd181ddad50f259862d79 Signed-off-by: Pau Cabre <pau.cabre@metempsy.com> Reviewed-on: https://gem5-review.googlesource.com/c/14120 Reviewed-by: Ilias Vougioukas <ilias.vougioukas@arm.com> Reviewed-by: Sudhanshu Jha <sudhanshu.jha@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
H A D | ltage.cc | diff 13420:5cb2b90e1cb5 Thu Nov 08 18:30:00 EST 2018 Pau Cabre <pau.cabre@metempsy.com> cpu: Fixed ratio of pred to hyst bits for LTAGE Bimodal The LTAGE paper states 1 hyst bit shared for 4 pred bits. Made this ratio configurable use 4 by default. Also changed the Bimodal structure to use two std::vector<bool> (one for pred and one for hyst bits) Change-Id: I6793e8e358be01b75b8fd181ddad50f259862d79 Signed-off-by: Pau Cabre <pau.cabre@metempsy.com> Reviewed-on: https://gem5-review.googlesource.com/c/14120 Reviewed-by: Ilias Vougioukas <ilias.vougioukas@arm.com> Reviewed-by: Sudhanshu Jha <sudhanshu.jha@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
H A D | BranchPredictor.py | diff 13420:5cb2b90e1cb5 Thu Nov 08 18:30:00 EST 2018 Pau Cabre <pau.cabre@metempsy.com> cpu: Fixed ratio of pred to hyst bits for LTAGE Bimodal The LTAGE paper states 1 hyst bit shared for 4 pred bits. Made this ratio configurable use 4 by default. Also changed the Bimodal structure to use two std::vector<bool> (one for pred and one for hyst bits) Change-Id: I6793e8e358be01b75b8fd181ddad50f259862d79 Signed-off-by: Pau Cabre <pau.cabre@metempsy.com> Reviewed-on: https://gem5-review.googlesource.com/c/14120 Reviewed-by: Ilias Vougioukas <ilias.vougioukas@arm.com> Reviewed-by: Sudhanshu Jha <sudhanshu.jha@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
Completed in 22 milliseconds