| /gem5/src/cpu/testers/traffic_gen/ |
| H A D | linear_gen.hh | 77 * @param start_addr Start address
88 Addr start_addr, Addr end_addr,
92 : StochasticGen(obj, master_id, _duration, start_addr, end_addr,
86 LinearGen(SimObject &obj, MasterID master_id, Tick _duration, Addr start_addr, Addr end_addr, Addr _blocksize, Addr cacheline_size, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit) argument
|
| H A D | random_gen.hh | 74 * @param start_addr Start address
84 Addr start_addr, Addr end_addr,
88 : StochasticGen(obj, master_id, _duration, start_addr, end_addr,
82 RandomGen(SimObject &obj, MasterID master_id, Tick _duration, Addr start_addr, Addr end_addr, Addr _blocksize, Addr cacheline_size, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit) argument
|
| H A D | dram_rot_gen.hh | 72 * @param start_addr Start address
91 Addr start_addr, Addr end_addr,
100 : DramGen(obj, master_id, _duration, start_addr, end_addr,
90 DramRotGen(SimObject &obj, MasterID master_id, Tick _duration, Addr start_addr, Addr end_addr, Addr _blocksize, Addr cacheline_size, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit, unsigned int num_seq_pkts, unsigned int page_size, unsigned int nbr_of_banks_DRAM, unsigned int nbr_of_banks_util, unsigned int addr_mapping, unsigned int nbr_of_ranks, unsigned int max_seq_count_per_rank) argument
|
| H A D | dram_gen.hh | 73 * @param start_addr Start address
92 Addr start_addr, Addr end_addr,
|
| H A D | base_gen.cc | 85 Addr start_addr, Addr end_addr,
90 startAddr(start_addr), endAddr(end_addr),
83 StochasticGen(SimObject &obj, MasterID master_id, Tick _duration, Addr start_addr, Addr end_addr, Addr _blocksize, Addr cacheline_size, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit) argument
|
| H A D | traffic_gen.cc | 191 Addr start_addr; local
198 is >> read_percent >> start_addr >> end_addr >>
203 mode, start_addr, end_addr, blocksize, min_period,
208 states[id] = createLinear(duration, start_addr,
214 states[id] = createRandom(duration, start_addr,
250 states[id] = createDram(duration, start_addr,
269 states[id] = createDramRot(duration, start_addr,
|
| H A D | base.hh | 264 Addr start_addr, Addr end_addr, Addr blocksize,
270 Addr start_addr, Addr end_addr, Addr blocksize,
276 Addr start_addr, Addr end_addr, Addr blocksize,
286 Addr start_addr, Addr end_addr, Addr blocksize,
|
| H A D | base.cc | 373 Addr start_addr, Addr end_addr, Addr blocksize,
378 duration, start_addr,
387 Addr start_addr, Addr end_addr, Addr blocksize,
392 duration, start_addr,
401 Addr start_addr, Addr end_addr, Addr blocksize,
411 duration, start_addr,
425 Addr start_addr, Addr end_addr, Addr blocksize,
437 duration, start_addr,
372 createLinear(Tick duration, Addr start_addr, Addr end_addr, Addr blocksize, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit) argument
386 createRandom(Tick duration, Addr start_addr, Addr end_addr, Addr blocksize, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit) argument
400 createDram(Tick duration, Addr start_addr, Addr end_addr, Addr blocksize, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit, unsigned int num_seq_pkts, unsigned int page_size, unsigned int nbr_of_banks_DRAM, unsigned int nbr_of_banks_util, unsigned int addr_mapping, unsigned int nbr_of_ranks) argument
424 createDramRot(Tick duration, Addr start_addr, Addr end_addr, Addr blocksize, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit, unsigned int num_seq_pkts, unsigned int page_size, unsigned int nbr_of_banks_DRAM, unsigned int nbr_of_banks_util, unsigned int addr_mapping, unsigned int nbr_of_ranks, unsigned int max_seq_count_per_rank) argument
|
| H A D | dram_gen.cc | 54 Addr start_addr, Addr end_addr,
63 : RandomGen(obj, master_id, _duration, start_addr, end_addr,
52 DramGen(SimObject &obj, MasterID master_id, Tick _duration, Addr start_addr, Addr end_addr, Addr _blocksize, Addr cacheline_size, Tick min_period, Tick max_period, uint8_t read_percent, Addr data_limit, unsigned int num_seq_pkts, unsigned int page_size, unsigned int nbr_of_banks_DRAM, unsigned int nbr_of_banks_util, unsigned int addr_mapping, unsigned int nbr_of_ranks) argument
|
| H A D | base_gen.hh | 142 Addr start_addr, Addr end_addr,
|