Searched refs:decodeAArch64SysReg (Results 1 - 3 of 3) sorted by relevance
| /gem5/src/arch/arm/kvm/ |
| H A D | armv8_cpu.cc | 190 decodeAArch64SysReg(op0, op1, crn, crm, op2));
379 const MiscRegIndex idx(decodeAArch64SysReg(op0, op1, crn, crm, op2));
|
| /gem5/src/arch/arm/ |
| H A D | miscregs.hh | 988 MiscRegIndex decodeAArch64SysReg(unsigned op0, unsigned op1,
|
| H A D | miscregs.cc | 1200 decodeAArch64SysReg(unsigned op0, unsigned op1, function in namespace:ArmISA
|
Completed in 24 milliseconds