Searched refs:MISCREG_ICV_IGRPEN0_EL1 (Results 1 - 2 of 2) sorted by relevance

/gem5/src/dev/arm/
H A Dgic_v3_cpu_interface.cc171 return readMiscReg(MISCREG_ICV_IGRPEN0_EL1);
177 case MISCREG_ICV_IGRPEN0_EL1: {
1327 return setMiscReg(MISCREG_ICV_IGRPEN0_EL1, val);
1336 case MISCREG_ICV_IGRPEN0_EL1: {
/gem5/src/arch/arm/
H A Dmiscregs.hh795 MISCREG_ICV_IGRPEN0_EL1, enumerator in enum:ArmISA::MiscRegIndex

Completed in 18 milliseconds