Searched refs:pkt (Results 326 - 350 of 375) sorted by relevance

<<1112131415

/gem5/src/dev/arm/
H A Dsmmu_v3_transl.hh58 PacketPtr pkt; member in struct:SMMUTranslRequest
60 static SMMUTranslRequest fromPacket(PacketPtr pkt, bool ats = false);
H A Dpl111.hh372 Tick read(PacketPtr pkt) override;
373 Tick write(PacketPtr pkt) override;
H A Dhdlcd.hh107 Tick read(PacketPtr pkt) override;
108 Tick write(PacketPtr pkt) override;
H A Dgeneric_timer.hh307 Tick read(PacketPtr pkt) override;
308 Tick write(PacketPtr pkt) override;
/gem5/src/mem/ruby/slicc_interface/
H A DRubyRequest.hh156 bool functionalRead(Packet *pkt);
157 bool functionalWrite(Packet *pkt);
/gem5/src/arch/generic/
H A Dmemhelpers.hh67 getMem(PacketPtr pkt, MemT &mem, Trace::InstRecord *traceData) argument
69 mem = pkt->get<MemT>(TheISA::GuestByteOrder);
/gem5/src/mem/ruby/network/garnet2.0/
H A DInputUnit.hh148 uint32_t functionalWrite(Packet *pkt);
H A Dflit.hh100 bool functionalWrite(Packet *pkt);
H A DGarnetNetwork.cc443 GarnetNetwork::functionalWrite(Packet *pkt)
448 num_functional_writes += m_routers[i]->functionalWrite(pkt);
452 num_functional_writes += m_nis[i]->functionalWrite(pkt);
456 num_functional_writes += m_networklinks[i]->functionalWrite(pkt);
/gem5/src/cpu/testers/rubytest/
H A DRubyTester.hh81 virtual bool recvTimingResp(PacketPtr pkt);
/gem5/src/dev/virtio/
H A Dbase.hh667 * @param pkt Read request packet.
670 virtual void readConfig(PacketPtr pkt, Addr cfgOffset);
682 * @param pkt Write request packet.
685 virtual void writeConfig(PacketPtr pkt, Addr cfgOffset);
710 * @param pkt Read request packet.
714 void readConfigBlob(PacketPtr pkt, Addr cfgOffset, const uint8_t *cfg);
719 * @param pkt Write request packet.
723 void writeConfigBlob(PacketPtr pkt, Addr cfgOffset, uint8_t *cfg);
/gem5/src/dev/
H A Ddma_device.hh87 * @param pkt Response packet to handler
90 void handleResp(PacketPtr pkt, Tick delay = 0);
145 bool recvTimingResp(PacketPtr pkt) override;
148 void queueDma(PacketPtr pkt);
/gem5/src/gpu-compute/
H A Dlds_state.hh164 recvTimingReq(PacketPtr pkt);
167 recvAtomic(PacketPtr pkt) argument
173 recvFunctional(PacketPtr pkt);
/gem5/src/dev/net/
H A Dns_gige.cc153 NSGigE::writeConfig(PacketPtr pkt) argument
155 int offset = pkt->getAddr() & PCI_CONFIG_SIZE;
157 PciDevice::writeConfig(pkt);
189 NSGigE::read(PacketPtr pkt) argument
194 Addr daddr = pkt->getAddr() & 0xfff;
196 daddr, pkt->getAddr(), pkt->getSize());
204 return readConfig(pkt);
209 pkt->setLE<uint32_t>(0);
210 pkt
411 write(PacketPtr pkt) argument
[all...]
H A Ddist_iface.cc651 DistIface::packetOut(EthPacketPtr pkt, Tick send_delay) argument
661 header.dataPacketLength = pkt->length;
662 header.simLength = pkt->simLength;
665 sendPacket(header, pkt);
669 pkt->length, send_delay);
/gem5/src/cpu/
H A Dbase.cc293 BaseCPU::mwait(ThreadID tid, PacketPtr pkt)
302 assert(pkt->req->hasPaddr());
303 monitor.pAddr = pkt->getAddr() & mask;
771 bool AddressMonitor::doMonitor(PacketPtr pkt) {
772 assert(pkt->req->hasPaddr());
774 if (pAddr == pkt->getAddr()) {
776 pkt->getAddr());
/gem5/src/cpu/o3/
H A Dfetch_impl.hh389 DefaultFetch<Impl>::processCacheCompletion(PacketPtr pkt) argument
391 ThreadID tid = cpu->contextToThread(pkt->req->contextId());
399 pkt->req != memReq[tid]) {
401 delete pkt;
405 memcpy(fetchBuffer[tid], pkt->getConstPtr<uint8_t>(), fetchBufferSize);
424 pkt->req->setAccessLatency();
425 cpu->ppInstAccessComplete->notify(pkt);
427 delete pkt;
1678 DefaultFetch<Impl>::IcachePort::recvTimingResp(PacketPtr pkt) argument
1682 assert(pkt
[all...]
H A Dlsq_unit.hh265 void checkSnoop(PacketPtr pkt);
287 void completeDataAccess(PacketPtr pkt);
359 void writeback(const DynInstPtr &inst, PacketPtr pkt);
441 WritebackEvent(const DynInstPtr &_inst, PacketPtr pkt,
455 PacketPtr pkt; member in class:LSQUnit::WritebackEvent
466 * @param pkt Response packet from the memory sub-system
468 bool recvTimingResp(PacketPtr pkt);
H A Dfetch.hh109 virtual bool recvTimingResp(PacketPtr pkt);
253 void processCacheCompletion(PacketPtr pkt);
/gem5/src/mem/ruby/network/
H A DMessageBuffer.cc441 MessageBuffer::functionalWrite(Packet *pkt) argument
449 if (msg->functionalWrite(pkt)) {
464 if (msg->functionalWrite(pkt)) {
/gem5/src/arch/arm/kvm/
H A Dgic.cc219 MuxingKvmGic::read(PacketPtr pkt) argument
222 return GicV2::read(pkt);
228 MuxingKvmGic::write(PacketPtr pkt) argument
231 return GicV2::write(pkt);
/gem5/src/mem/cache/tags/
H A Dbase.hh312 * @param pkt Packet holding the address to update
315 virtual void insertBlock(const PacketPtr pkt, CacheBlk *blk);
H A Dsector_tags.cc173 SectorTags::insertBlock(const PacketPtr pkt, CacheBlk *blk)
193 BaseTags::insertBlock(pkt, blk);
/gem5/src/mem/
H A Dxbar.hh365 * @param pkt Packet to populate with timings
368 void calcPacketTiming(PacketPtr pkt, Tick header_delay);
/gem5/src/cpu/kvm/
H A Dbase.hh587 * Interface to send Atomic or Timing IO request. Assumes that the pkt
591 Tick submitIO(PacketPtr pkt);
606 bool recvTimingResp(PacketPtr pkt) override;

Completed in 59 milliseconds

<<1112131415