Searched hist:7746 (Results 1 - 1 of 1) sorted by relevance

/gem5/src/arch/arm/isa/insts/
H A Dstr.isadiff 7746:79adfecb2b8a Mon Nov 15 15:04:00 EST 2010 Ali Saidi <Ali.Saidi@ARM.com> ARM: Fix SRS instruction to micro-code memory operation and register update.

Previously the SRS instruction attempted to writeback in initiateAcc() which
worked until a recent change, but was incorrect.

Completed in 9 milliseconds