Searched hist:4566 (Results 1 - 2 of 2) sorted by relevance
/gem5/src/arch/ | ||
H A D | micro_asm.py | diff 4566:a0ec2dee1a1b Thu Jun 14 09:45:00 EDT 2007 Gabe Black <gblack@eecs.umich.edu> Fix up param regular expression to not duplicated the escaping \ and to pair up \s correctly. |
/gem5/src/cpu/o3/ | ||
H A D | inst_queue_impl.hh | diff 12833:4566a9331697 Sat Jan 20 09:55:00 EST 2018 Hanhwi Jang <jang.hanhwi@gmail.com> cpu-o3: Missing freeing the heads of DepGraph in IQ squashing Free the squahsed instructions' heads of DepGraph in IQ squashing In a system with large register file (ex.2048), the number of DynInst hits the hardcoded limit (1500). This is caused by missing freeing the heads of DepGraph in IQ. IQ only clears out the heads when instructions reach writeback stage. If a instruction is squashed before writeback stage, its head of dependency graph, which holds the instruction's DynInstPtr, would not be cleared out. This prevents freeing the DynInst of the squahsed instruction even after it is committed. Change-Id: I05b3db93cb6ad8960183d7ae765149c7f292e5b3 Reviewed-on: https://gem5-review.googlesource.com/7481 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Jason Lowe-Power <jason@lowepower.com> |
Completed in 17 milliseconds