Searched hist:13349 (Results 1 - 2 of 2) sorted by relevance
/gem5/src/mem/cache/ | ||
H A D | mshr.hh | diff 13349:20890038e8a0 Mon Oct 10 09:25:00 EDT 2016 Nikos Nikoleris <nikos.nikoleris@arm.com> mem: Determine if an MSHR does a whole-line write This patch adds support for determining whether the targets in an MSHR are 1) only writes and 2) whether these writes are effectively a whole-line write. This patch adds the necessary functions in the MSHR to allow for write coalescing in the cache. Change-Id: I2c9a9a83d2d9b506a491ba5b0b9ac1054bdb31b4 Reviewed-on: https://gem5-review.googlesource.com/c/12904 Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br> Maintainer: Nikos Nikoleris <nikos.nikoleris@arm.com> |
H A D | mshr.cc | diff 13349:20890038e8a0 Mon Oct 10 09:25:00 EDT 2016 Nikos Nikoleris <nikos.nikoleris@arm.com> mem: Determine if an MSHR does a whole-line write This patch adds support for determining whether the targets in an MSHR are 1) only writes and 2) whether these writes are effectively a whole-line write. This patch adds the necessary functions in the MSHR to allow for write coalescing in the cache. Change-Id: I2c9a9a83d2d9b506a491ba5b0b9ac1054bdb31b4 Reviewed-on: https://gem5-review.googlesource.com/c/12904 Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br> Maintainer: Nikos Nikoleris <nikos.nikoleris@arm.com> |
Completed in 16 milliseconds