Searched hist:10768 (Results 1 - 2 of 2) sorted by relevance
/gem5/src/mem/cache/ | ||
H A D | mshr_queue.cc | diff 10768:9a34e28cd2c2 Fri Mar 27 04:56:00 EDT 2015 Andreas Hansson <andreas.hansson@arm.com> mem: Ignore uncacheable MSHRs when finding matches This patch changes how we search for matching MSHRs, ignoring any MSHR that is allocated for an uncacheable access. By doing so, this patch fixes a corner case in the MSHRs where incorrect data ended up being copied into a (cacheable) read packet due to a first uncacheable MSHR target of size 4, followed by a cacheable target to the same MSHR of size 64. The latter target was filled with nonsense data. |
H A D | mshr.cc | diff 10768:9a34e28cd2c2 Fri Mar 27 04:56:00 EDT 2015 Andreas Hansson <andreas.hansson@arm.com> mem: Ignore uncacheable MSHRs when finding matches This patch changes how we search for matching MSHRs, ignoring any MSHR that is allocated for an uncacheable access. By doing so, this patch fixes a corner case in the MSHRs where incorrect data ended up being copied into a (cacheable) read packet due to a first uncacheable MSHR target of size 4, followed by a cacheable target to the same MSHR of size 64. The latter target was filled with nonsense data. |
Completed in 25 milliseconds