1/*
2 * Copyright (c) 2003-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 60 unchanged lines hidden (view full) ---

69#define DUMPRST_STATS(r1, r2) INST(m5_op, r1, r2, dumprststats_func)
70#define CHECKPOINT(r1, r2) INST(m5_op, r1, r2, ckpt_func)
71#define READFILE INST(m5_op, 0, 0, readfile_func)
72#define DEBUGBREAK INST(m5_op, 0, 0, debugbreak_func)
73#define SWITCHCPU INST(m5_op, 0, 0, switchcpu_func)
74#define ADDSYMBOL(r1,r2) INST(m5_op, r1, r2, addsymbol_func)
75#define PANIC INST(m5_op, 0, 0, panic_func)
76
77 .set noreorder
78
79SIMPLE_OP(arm, ARM(16))
80SIMPLE_OP(quiesce, QUIESCE)
81SIMPLE_OP(quiesceNs, QUIESCENS(16))
82SIMPLE_OP(quiesceCycle, QUIESCECYC(16))
83SIMPLE_OP(quiesceTime, QUIESCETIME)
84SIMPLE_OP(rpns, RPNS)

--- 6 unchanged lines hidden (view full) ---

91SIMPLE_OP(m5_dumpreset_stats, DUMPRST_STATS(16, 17))
92SIMPLE_OP(m5_checkpoint, CHECKPOINT(16, 17))
93SIMPLE_OP(m5_readfile, READFILE)
94SIMPLE_OP(m5_debugbreak, DEBUGBREAK)
95SIMPLE_OP(m5_switchcpu, SWITCHCPU)
96SIMPLE_OP(m5_addsymbol, ADDSYMBOL(16, 17))
97SIMPLE_OP(m5_panic, PANIC)
98