arm-gicv2-banked-regs.py (11590:1a70f8188580) arm-gicv2-banked-regs.py (11941:764760d6c535)
1# Copyright (c) 2016 ARM Limited
2# All rights reserved
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 38 unchanged lines hidden (view full) ---

47 pendingInt = cpt.get(sec, 'pendingInt' ).split()
48 activeInt = cpt.get(sec, 'activeInt' ).split()
49 intPriority = cpt.get(sec, 'intPriority').split()
50 cpuTarget = cpt.get(sec, 'cpuTarget' ).split()
51
52 b_intEnabled = intEnabled[0]
53 b_pendingInt = pendingInt[0]
54 b_activeInt = activeInt[0]
1# Copyright (c) 2016 ARM Limited
2# All rights reserved
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 38 unchanged lines hidden (view full) ---

47 pendingInt = cpt.get(sec, 'pendingInt' ).split()
48 activeInt = cpt.get(sec, 'activeInt' ).split()
49 intPriority = cpt.get(sec, 'intPriority').split()
50 cpuTarget = cpt.get(sec, 'cpuTarget' ).split()
51
52 b_intEnabled = intEnabled[0]
53 b_pendingInt = pendingInt[0]
54 b_activeInt = activeInt[0]
55 b_cpuTarget = cpuTarget[0:32]
56
57 del intEnabled[0]
58 del pendingInt[0]
59 del activeInt[0]
60 del intPriority[0:32] # unused; overlapped with bankedIntPriority
61 del cpuTarget[0:32]
62
63 cpt.set(sec, 'intEnabled', ' '.join(intEnabled))

--- 9 unchanged lines hidden (view full) ---

73 if cpuEnabled[cpu] == 'true':
74 intPriority = b_intPriority[cpu*32 : (cpu+1)*32]
75 new_sec = "%s.bankedRegs%u" % (sec, cpu)
76 cpt.add_section(new_sec)
77 cpt.set(new_sec, 'intEnabled', b_intEnabled)
78 cpt.set(new_sec, 'pendingInt', b_pendingInt)
79 cpt.set(new_sec, 'activeInt', b_activeInt)
80 cpt.set(new_sec, 'intPriority',' '.join(intPriority))
55
56 del intEnabled[0]
57 del pendingInt[0]
58 del activeInt[0]
59 del intPriority[0:32] # unused; overlapped with bankedIntPriority
60 del cpuTarget[0:32]
61
62 cpt.set(sec, 'intEnabled', ' '.join(intEnabled))

--- 9 unchanged lines hidden (view full) ---

72 if cpuEnabled[cpu] == 'true':
73 intPriority = b_intPriority[cpu*32 : (cpu+1)*32]
74 new_sec = "%s.bankedRegs%u" % (sec, cpu)
75 cpt.add_section(new_sec)
76 cpt.set(new_sec, 'intEnabled', b_intEnabled)
77 cpt.set(new_sec, 'pendingInt', b_pendingInt)
78 cpt.set(new_sec, 'activeInt', b_activeInt)
79 cpt.set(new_sec, 'intPriority',' '.join(intPriority))
81 cpt.set(new_sec, 'cpuTarget', ' '.join(b_cpuTarget))