config.ini (9096:8971a998190a) config.ini (9150:a2370fa5c793)
1[root]
2type=Root
3children=system
4full_system=false
5time_sync_enable=false
6time_sync_period=100000000000
7time_sync_spin_threshold=100000000
8

--- 499 unchanged lines hidden (view full) ---

508
509[system.membus]
510type=CoherentBus
511block_size=64
512clock=1000
513header_cycles=1
514use_default_range=false
515width=8
1[root]
2type=Root
3children=system
4full_system=false
5time_sync_enable=false
6time_sync_period=100000000000
7time_sync_spin_threshold=100000000
8

--- 499 unchanged lines hidden (view full) ---

508
509[system.membus]
510type=CoherentBus
511block_size=64
512clock=1000
513header_cycles=1
514use_default_range=false
515width=8
516master=system.physmem.port[0]
516master=system.physmem.port
517slave=system.system_port system.cpu.l2cache.mem_side
518
519[system.physmem]
520type=SimpleMemory
521conf_table_reported=false
522file=
523in_addr_map=true
524latency=30000
525latency_var=0
526null=false
527range=0:134217727
528zero=false
529port=system.membus.master[0]
530
517slave=system.system_port system.cpu.l2cache.mem_side
518
519[system.physmem]
520type=SimpleMemory
521conf_table_reported=false
522file=
523in_addr_map=true
524latency=30000
525latency_var=0
526null=false
527range=0:134217727
528zero=false
529port=system.membus.master[0]
530