config.ini (11312:3d7a85d71bd1) config.ini (11440:76b5639162af)
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=false
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=100000000000

--- 15 unchanged lines hidden (view full) ---

24mem_mode=timing
25mem_ranges=
26memories=system.physmem
27mmap_using_noreserve=false
28multi_thread=false
29num_work_ids=16
30readfile=
31symbolfile=
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=false
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=100000000000

--- 15 unchanged lines hidden (view full) ---

24mem_mode=timing
25mem_ranges=
26memories=system.physmem
27mmap_using_noreserve=false
28multi_thread=false
29num_work_ids=16
30readfile=
31symbolfile=
32thermal_components=
33thermal_model=Null
32work_begin_ckpt_count=0
33work_begin_cpu_id_exit=-1
34work_begin_exit_count=0
35work_cpus_ckpt_count=0
36work_end_ckpt_count=0
37work_end_exit_count=0
38work_item_id=-1
39system_port=system.membus.slave[0]

--- 77 unchanged lines hidden (view full) ---

117BTBEntries=4096
118BTBTagSize=16
119RASSize=16
120choiceCtrBits=2
121choicePredictorSize=8192
122eventq_index=0
123globalCtrBits=2
124globalPredictorSize=8192
34work_begin_ckpt_count=0
35work_begin_cpu_id_exit=-1
36work_begin_exit_count=0
37work_cpus_ckpt_count=0
38work_end_ckpt_count=0
39work_end_exit_count=0
40work_item_id=-1
41system_port=system.membus.slave[0]

--- 77 unchanged lines hidden (view full) ---

119BTBEntries=4096
120BTBTagSize=16
121RASSize=16
122choiceCtrBits=2
123choicePredictorSize=8192
124eventq_index=0
125globalCtrBits=2
126globalPredictorSize=8192
127indirectHashGHR=true
128indirectHashTargets=true
129indirectPathLength=3
130indirectSets=256
131indirectTagSize=16
132indirectWays=2
125instShiftAmt=2
126localCtrBits=2
127localHistoryTableSize=2048
128localPredictorSize=2048
129numThreads=1
133instShiftAmt=2
134localCtrBits=2
135localHistoryTableSize=2048
136localPredictorSize=2048
137numThreads=1
138useIndirect=true
130
131[system.cpu.dcache]
132type=Cache
133children=tags
134addr_ranges=0:18446744073709551615
135assoc=2
136clk_domain=system.cpu_clk_domain
137clusivity=mostly_incl
138demand_mshr_reserve=1
139eventq_index=0
139
140[system.cpu.dcache]
141type=Cache
142children=tags
143addr_ranges=0:18446744073709551615
144assoc=2
145clk_domain=system.cpu_clk_domain
146clusivity=mostly_incl
147demand_mshr_reserve=1
148eventq_index=0
140forward_snoops=true
141hit_latency=2
142is_read_only=false
143max_miss_count=0
144mshrs=4
145prefetch_on_access=false
146prefetcher=Null
147response_latency=2
148sequential_access=false

--- 444 unchanged lines hidden (view full) ---

593type=Cache
594children=tags
595addr_ranges=0:18446744073709551615
596assoc=2
597clk_domain=system.cpu_clk_domain
598clusivity=mostly_incl
599demand_mshr_reserve=1
600eventq_index=0
149hit_latency=2
150is_read_only=false
151max_miss_count=0
152mshrs=4
153prefetch_on_access=false
154prefetcher=Null
155response_latency=2
156sequential_access=false

--- 444 unchanged lines hidden (view full) ---

601type=Cache
602children=tags
603addr_ranges=0:18446744073709551615
604assoc=2
605clk_domain=system.cpu_clk_domain
606clusivity=mostly_incl
607demand_mshr_reserve=1
608eventq_index=0
601forward_snoops=true
602hit_latency=2
603is_read_only=true
604max_miss_count=0
605mshrs=4
606prefetch_on_access=false
607prefetcher=Null
608response_latency=2
609sequential_access=false

--- 96 unchanged lines hidden (view full) ---

706type=Cache
707children=tags
708addr_ranges=0:18446744073709551615
709assoc=8
710clk_domain=system.cpu_clk_domain
711clusivity=mostly_incl
712demand_mshr_reserve=1
713eventq_index=0
609hit_latency=2
610is_read_only=true
611max_miss_count=0
612mshrs=4
613prefetch_on_access=false
614prefetcher=Null
615response_latency=2
616sequential_access=false

--- 96 unchanged lines hidden (view full) ---

713type=Cache
714children=tags
715addr_ranges=0:18446744073709551615
716assoc=8
717clk_domain=system.cpu_clk_domain
718clusivity=mostly_incl
719demand_mshr_reserve=1
720eventq_index=0
714forward_snoops=true
715hit_latency=20
716is_read_only=false
717max_miss_count=0
718mshrs=20
719prefetch_on_access=false
720prefetcher=Null
721response_latency=20
722sequential_access=false

--- 18 unchanged lines hidden (view full) ---

741
742[system.cpu.toL2Bus]
743type=CoherentXBar
744children=snoop_filter
745clk_domain=system.cpu_clk_domain
746eventq_index=0
747forward_latency=0
748frontend_latency=1
721hit_latency=20
722is_read_only=false
723max_miss_count=0
724mshrs=20
725prefetch_on_access=false
726prefetcher=Null
727response_latency=20
728sequential_access=false

--- 18 unchanged lines hidden (view full) ---

747
748[system.cpu.toL2Bus]
749type=CoherentXBar
750children=snoop_filter
751clk_domain=system.cpu_clk_domain
752eventq_index=0
753forward_latency=0
754frontend_latency=1
755point_of_coherency=false
749response_latency=1
750snoop_filter=system.cpu.toL2Bus.snoop_filter
751snoop_response_latency=1
752system=system
753use_default_range=false
754width=32
755master=system.cpu.l2cache.cpu_side
756slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port

--- 49 unchanged lines hidden (view full) ---

806transition_latency=100000000
807
808[system.membus]
809type=CoherentXBar
810clk_domain=system.clk_domain
811eventq_index=0
812forward_latency=4
813frontend_latency=3
756response_latency=1
757snoop_filter=system.cpu.toL2Bus.snoop_filter
758snoop_response_latency=1
759system=system
760use_default_range=false
761width=32
762master=system.cpu.l2cache.cpu_side
763slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port

--- 49 unchanged lines hidden (view full) ---

813transition_latency=100000000
814
815[system.membus]
816type=CoherentXBar
817clk_domain=system.clk_domain
818eventq_index=0
819forward_latency=4
820frontend_latency=3
821point_of_coherency=true
814response_latency=2
815snoop_filter=Null
816snoop_response_latency=4
817system=system
818use_default_range=false
819width=16
820master=system.physmem.port
821slave=system.system_port system.cpu.l2cache.mem_side

--- 83 unchanged lines hidden ---
822response_latency=2
823snoop_filter=Null
824snoop_response_latency=4
825system=system
826use_default_range=false
827width=16
828master=system.physmem.port
829slave=system.system_port system.cpu.l2cache.mem_side

--- 83 unchanged lines hidden ---