| stats.txt (9481:b0fa6b872f40) | stats.txt (9490:e6a09d97bdc9) |
|---|---|
| 1 2---------- Begin Simulation Statistics ---------- | 1 2---------- Begin Simulation Statistics ---------- |
| 3sim_seconds 0.026275 # Number of seconds simulated 4sim_ticks 26275145500 # Number of ticks simulated 5final_tick 26275145500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) | 3sim_seconds 0.025578 # Number of seconds simulated 4sim_ticks 25577832000 # Number of ticks simulated 5final_tick 25577832000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) |
| 6sim_freq 1000000000000 # Frequency of simulated ticks | 6sim_freq 1000000000000 # Frequency of simulated ticks |
| 7host_inst_rate 87619 # Simulator instruction rate (inst/s) 8host_op_rate 124343 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 32467681 # Simulator tick rate (ticks/s) 10host_mem_usage 316828 # Number of bytes of host memory used 11host_seconds 809.27 # Real time elapsed on the host | 7host_inst_rate 153227 # Simulator instruction rate (inst/s) 8host_op_rate 217448 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 55271946 # Simulator tick rate (ticks/s) 10host_mem_usage 270340 # Number of bytes of host memory used 11host_seconds 462.76 # Real time elapsed on the host |
| 12sim_insts 70907629 # Number of instructions simulated 13sim_ops 100626876 # Number of ops (including micro ops) simulated | 12sim_insts 70907629 # Number of instructions simulated 13sim_ops 100626876 # Number of ops (including micro ops) simulated |
| 14system.physmem.bytes_read::cpu.inst 298112 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu.data 7942464 # Number of bytes read from this memory 16system.physmem.bytes_read::total 8240576 # Number of bytes read from this memory 17system.physmem.bytes_inst_read::cpu.inst 298112 # Number of instructions bytes read from this memory 18system.physmem.bytes_inst_read::total 298112 # Number of instructions bytes read from this memory 19system.physmem.bytes_written::writebacks 5372608 # Number of bytes written to this memory 20system.physmem.bytes_written::total 5372608 # Number of bytes written to this memory 21system.physmem.num_reads::cpu.inst 4658 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 124101 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 128759 # Number of read requests responded to by this memory 24system.physmem.num_writes::writebacks 83947 # Number of write requests responded to by this memory 25system.physmem.num_writes::total 83947 # Number of write requests responded to by this memory 26system.physmem.bw_read::cpu.inst 11345779 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_read::cpu.data 302280495 # Total read bandwidth from this memory (bytes/s) 28system.physmem.bw_read::total 313626275 # Total read bandwidth from this memory (bytes/s) 29system.physmem.bw_inst_read::cpu.inst 11345779 # Instruction read bandwidth from this memory (bytes/s) 30system.physmem.bw_inst_read::total 11345779 # Instruction read bandwidth from this memory (bytes/s) 31system.physmem.bw_write::writebacks 204474910 # Write bandwidth from this memory (bytes/s) 32system.physmem.bw_write::total 204474910 # Write bandwidth from this memory (bytes/s) 33system.physmem.bw_total::writebacks 204474910 # Total bandwidth to/from this memory (bytes/s) 34system.physmem.bw_total::cpu.inst 11345779 # Total bandwidth to/from this memory (bytes/s) 35system.physmem.bw_total::cpu.data 302280495 # Total bandwidth to/from this memory (bytes/s) 36system.physmem.bw_total::total 518101184 # Total bandwidth to/from this memory (bytes/s) 37system.physmem.readReqs 128759 # Total number of read requests seen 38system.physmem.writeReqs 83947 # Total number of write requests seen 39system.physmem.cpureqs 213029 # Reqs generatd by CPU via cache - shady 40system.physmem.bytesRead 8240576 # Total number of bytes read from memory 41system.physmem.bytesWritten 5372608 # Total number of bytes written to memory 42system.physmem.bytesConsumedRd 8240576 # bytesRead derated as per pkt->getSize() 43system.physmem.bytesConsumedWr 5372608 # bytesWritten derated as per pkt->getSize() | 14system.physmem.bytes_read::cpu.inst 298304 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu.data 7943552 # Number of bytes read from this memory 16system.physmem.bytes_read::total 8241856 # Number of bytes read from this memory 17system.physmem.bytes_inst_read::cpu.inst 298304 # Number of instructions bytes read from this memory 18system.physmem.bytes_inst_read::total 298304 # Number of instructions bytes read from this memory 19system.physmem.bytes_written::writebacks 5372416 # Number of bytes written to this memory 20system.physmem.bytes_written::total 5372416 # Number of bytes written to this memory 21system.physmem.num_reads::cpu.inst 4661 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 124118 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 128779 # Number of read requests responded to by this memory 24system.physmem.num_writes::writebacks 83944 # Number of write requests responded to by this memory 25system.physmem.num_writes::total 83944 # Number of write requests responded to by this memory 26system.physmem.bw_read::cpu.inst 11662599 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_read::cpu.data 310563929 # Total read bandwidth from this memory (bytes/s) 28system.physmem.bw_read::total 322226528 # Total read bandwidth from this memory (bytes/s) 29system.physmem.bw_inst_read::cpu.inst 11662599 # Instruction read bandwidth from this memory (bytes/s) 30system.physmem.bw_inst_read::total 11662599 # Instruction read bandwidth from this memory (bytes/s) 31system.physmem.bw_write::writebacks 210041883 # Write bandwidth from this memory (bytes/s) 32system.physmem.bw_write::total 210041883 # Write bandwidth from this memory (bytes/s) 33system.physmem.bw_total::writebacks 210041883 # Total bandwidth to/from this memory (bytes/s) 34system.physmem.bw_total::cpu.inst 11662599 # Total bandwidth to/from this memory (bytes/s) 35system.physmem.bw_total::cpu.data 310563929 # Total bandwidth to/from this memory (bytes/s) 36system.physmem.bw_total::total 532268411 # Total bandwidth to/from this memory (bytes/s) 37system.physmem.readReqs 128779 # Total number of read requests seen 38system.physmem.writeReqs 83944 # Total number of write requests seen 39system.physmem.cpureqs 213035 # Reqs generatd by CPU via cache - shady 40system.physmem.bytesRead 8241856 # Total number of bytes read from memory 41system.physmem.bytesWritten 5372416 # Total number of bytes written to memory 42system.physmem.bytesConsumedRd 8241856 # bytesRead derated as per pkt->getSize() 43system.physmem.bytesConsumedWr 5372416 # bytesWritten derated as per pkt->getSize() |
| 44system.physmem.servicedByWrQ 2 # Number of read reqs serviced by write Q | 44system.physmem.servicedByWrQ 2 # Number of read reqs serviced by write Q |
| 45system.physmem.neitherReadNorWrite 323 # Reqs where no action is needed 46system.physmem.perBankRdReqs::0 8173 # Track reads on a per bank basis 47system.physmem.perBankRdReqs::1 8031 # Track reads on a per bank basis 48system.physmem.perBankRdReqs::2 8094 # Track reads on a per bank basis 49system.physmem.perBankRdReqs::3 7897 # Track reads on a per bank basis 50system.physmem.perBankRdReqs::4 7925 # Track reads on a per bank basis | 45system.physmem.neitherReadNorWrite 312 # Reqs where no action is needed 46system.physmem.perBankRdReqs::0 7976 # Track reads on a per bank basis 47system.physmem.perBankRdReqs::1 8188 # Track reads on a per bank basis 48system.physmem.perBankRdReqs::2 8062 # Track reads on a per bank basis 49system.physmem.perBankRdReqs::3 8163 # Track reads on a per bank basis 50system.physmem.perBankRdReqs::4 8171 # Track reads on a per bank basis |
| 51system.physmem.perBankRdReqs::5 8110 # Track reads on a per bank basis | 51system.physmem.perBankRdReqs::5 8110 # Track reads on a per bank basis |
| 52system.physmem.perBankRdReqs::6 8031 # Track reads on a per bank basis 53system.physmem.perBankRdReqs::7 7954 # Track reads on a per bank basis 54system.physmem.perBankRdReqs::8 7989 # Track reads on a per bank basis 55system.physmem.perBankRdReqs::9 8189 # Track reads on a per bank basis 56system.physmem.perBankRdReqs::10 8178 # Track reads on a per bank basis 57system.physmem.perBankRdReqs::11 8151 # Track reads on a per bank basis 58system.physmem.perBankRdReqs::12 8058 # Track reads on a per bank basis 59system.physmem.perBankRdReqs::13 8009 # Track reads on a per bank basis 60system.physmem.perBankRdReqs::14 7986 # Track reads on a per bank basis 61system.physmem.perBankRdReqs::15 7982 # Track reads on a per bank basis 62system.physmem.perBankWrReqs::0 5173 # Track writes on a per bank basis 63system.physmem.perBankWrReqs::1 5038 # Track writes on a per bank basis 64system.physmem.perBankWrReqs::2 5232 # Track writes on a per bank basis 65system.physmem.perBankWrReqs::3 5235 # Track writes on a per bank basis 66system.physmem.perBankWrReqs::4 5165 # Track writes on a per bank basis 67system.physmem.perBankWrReqs::5 5377 # Track writes on a per bank basis 68system.physmem.perBankWrReqs::6 5168 # Track writes on a per bank basis 69system.physmem.perBankWrReqs::7 5136 # Track writes on a per bank basis 70system.physmem.perBankWrReqs::8 5231 # Track writes on a per bank basis 71system.physmem.perBankWrReqs::9 5377 # Track writes on a per bank basis 72system.physmem.perBankWrReqs::10 5465 # Track writes on a per bank basis 73system.physmem.perBankWrReqs::11 5417 # Track writes on a per bank basis 74system.physmem.perBankWrReqs::12 5371 # Track writes on a per bank basis 75system.physmem.perBankWrReqs::13 5285 # Track writes on a per bank basis 76system.physmem.perBankWrReqs::14 5127 # Track writes on a per bank basis 77system.physmem.perBankWrReqs::15 5150 # Track writes on a per bank basis | 52system.physmem.perBankRdReqs::6 8006 # Track reads on a per bank basis 53system.physmem.perBankRdReqs::7 8046 # Track reads on a per bank basis 54system.physmem.perBankRdReqs::8 7997 # Track reads on a per bank basis 55system.physmem.perBankRdReqs::9 7991 # Track reads on a per bank basis 56system.physmem.perBankRdReqs::10 7993 # Track reads on a per bank basis 57system.physmem.perBankRdReqs::11 8127 # Track reads on a per bank basis 58system.physmem.perBankRdReqs::12 8038 # Track reads on a per bank basis 59system.physmem.perBankRdReqs::13 7980 # Track reads on a per bank basis 60system.physmem.perBankRdReqs::14 7985 # Track reads on a per bank basis 61system.physmem.perBankRdReqs::15 7944 # Track reads on a per bank basis 62system.physmem.perBankWrReqs::0 5141 # Track writes on a per bank basis 63system.physmem.perBankWrReqs::1 5262 # Track writes on a per bank basis 64system.physmem.perBankWrReqs::2 5208 # Track writes on a per bank basis 65system.physmem.perBankWrReqs::3 5207 # Track writes on a per bank basis 66system.physmem.perBankWrReqs::4 5324 # Track writes on a per bank basis 67system.physmem.perBankWrReqs::5 5371 # Track writes on a per bank basis 68system.physmem.perBankWrReqs::6 5324 # Track writes on a per bank basis 69system.physmem.perBankWrReqs::7 5328 # Track writes on a per bank basis 70system.physmem.perBankWrReqs::8 5263 # Track writes on a per bank basis 71system.physmem.perBankWrReqs::9 5276 # Track writes on a per bank basis 72system.physmem.perBankWrReqs::10 5311 # Track writes on a per bank basis 73system.physmem.perBankWrReqs::11 5351 # Track writes on a per bank basis 74system.physmem.perBankWrReqs::12 5167 # Track writes on a per bank basis 75system.physmem.perBankWrReqs::13 5125 # Track writes on a per bank basis 76system.physmem.perBankWrReqs::14 5133 # Track writes on a per bank basis 77system.physmem.perBankWrReqs::15 5153 # Track writes on a per bank basis |
| 78system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 79system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry | 78system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 79system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry |
| 80system.physmem.totGap 26275013500 # Total gap between requests | 80system.physmem.totGap 25577735000 # Total gap between requests |
| 81system.physmem.readPktSize::0 0 # Categorize read packet sizes 82system.physmem.readPktSize::1 0 # Categorize read packet sizes 83system.physmem.readPktSize::2 0 # Categorize read packet sizes 84system.physmem.readPktSize::3 0 # Categorize read packet sizes 85system.physmem.readPktSize::4 0 # Categorize read packet sizes 86system.physmem.readPktSize::5 0 # Categorize read packet sizes | 81system.physmem.readPktSize::0 0 # Categorize read packet sizes 82system.physmem.readPktSize::1 0 # Categorize read packet sizes 83system.physmem.readPktSize::2 0 # Categorize read packet sizes 84system.physmem.readPktSize::3 0 # Categorize read packet sizes 85system.physmem.readPktSize::4 0 # Categorize read packet sizes 86system.physmem.readPktSize::5 0 # Categorize read packet sizes |
| 87system.physmem.readPktSize::6 128759 # Categorize read packet sizes | 87system.physmem.readPktSize::6 128779 # Categorize read packet sizes |
| 88system.physmem.readPktSize::7 0 # Categorize read packet sizes 89system.physmem.readPktSize::8 0 # Categorize read packet sizes 90system.physmem.writePktSize::0 0 # categorize write packet sizes 91system.physmem.writePktSize::1 0 # categorize write packet sizes 92system.physmem.writePktSize::2 0 # categorize write packet sizes 93system.physmem.writePktSize::3 0 # categorize write packet sizes 94system.physmem.writePktSize::4 0 # categorize write packet sizes 95system.physmem.writePktSize::5 0 # categorize write packet sizes | 88system.physmem.readPktSize::7 0 # Categorize read packet sizes 89system.physmem.readPktSize::8 0 # Categorize read packet sizes 90system.physmem.writePktSize::0 0 # categorize write packet sizes 91system.physmem.writePktSize::1 0 # categorize write packet sizes 92system.physmem.writePktSize::2 0 # categorize write packet sizes 93system.physmem.writePktSize::3 0 # categorize write packet sizes 94system.physmem.writePktSize::4 0 # categorize write packet sizes 95system.physmem.writePktSize::5 0 # categorize write packet sizes |
| 96system.physmem.writePktSize::6 83947 # categorize write packet sizes | 96system.physmem.writePktSize::6 83944 # categorize write packet sizes |
| 97system.physmem.writePktSize::7 0 # categorize write packet sizes 98system.physmem.writePktSize::8 0 # categorize write packet sizes 99system.physmem.neitherpktsize::0 0 # categorize neither packet sizes 100system.physmem.neitherpktsize::1 0 # categorize neither packet sizes 101system.physmem.neitherpktsize::2 0 # categorize neither packet sizes 102system.physmem.neitherpktsize::3 0 # categorize neither packet sizes 103system.physmem.neitherpktsize::4 0 # categorize neither packet sizes 104system.physmem.neitherpktsize::5 0 # categorize neither packet sizes | 97system.physmem.writePktSize::7 0 # categorize write packet sizes 98system.physmem.writePktSize::8 0 # categorize write packet sizes 99system.physmem.neitherpktsize::0 0 # categorize neither packet sizes 100system.physmem.neitherpktsize::1 0 # categorize neither packet sizes 101system.physmem.neitherpktsize::2 0 # categorize neither packet sizes 102system.physmem.neitherpktsize::3 0 # categorize neither packet sizes 103system.physmem.neitherpktsize::4 0 # categorize neither packet sizes 104system.physmem.neitherpktsize::5 0 # categorize neither packet sizes |
| 105system.physmem.neitherpktsize::6 323 # categorize neither packet sizes | 105system.physmem.neitherpktsize::6 312 # categorize neither packet sizes |
| 106system.physmem.neitherpktsize::7 0 # categorize neither packet sizes 107system.physmem.neitherpktsize::8 0 # categorize neither packet sizes | 106system.physmem.neitherpktsize::7 0 # categorize neither packet sizes 107system.physmem.neitherpktsize::8 0 # categorize neither packet sizes |
| 108system.physmem.rdQLenPdf::0 70960 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::1 55313 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::2 2400 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::3 72 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::4 12 # What read queue length does an incoming req see | 108system.physmem.rdQLenPdf::0 70134 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::1 56500 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::2 2062 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::3 68 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::4 13 # What read queue length does an incoming req see |
| 113system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see --- 12 unchanged lines hidden (view full) --- 133system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 134system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 135system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 136system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 137system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 138system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 139system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 140system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see | 113system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see --- 12 unchanged lines hidden (view full) --- 133system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 134system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 135system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 136system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 137system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 138system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 139system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 140system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see |
| 141system.physmem.wrQLenPdf::0 3605 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::1 3647 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::2 3649 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::3 3650 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::4 3650 # What write queue length does an incoming req see | 141system.physmem.wrQLenPdf::0 3542 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::1 3645 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::2 3647 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::3 3649 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::4 3649 # What write queue length does an incoming req see |
| 146system.physmem.wrQLenPdf::5 3650 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::6 3650 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::7 3650 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::8 3650 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::9 3650 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::10 3650 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::11 3650 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::12 3650 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::13 3650 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::14 3650 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::15 3650 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::16 3650 # What write queue length does an incoming req see | 146system.physmem.wrQLenPdf::5 3650 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::6 3650 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::7 3650 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::8 3650 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::9 3650 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::10 3650 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::11 3650 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::12 3650 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::13 3650 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::14 3650 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::15 3650 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::16 3650 # What write queue length does an incoming req see |
| 158system.physmem.wrQLenPdf::17 3650 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::18 3650 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::19 3650 # What write queue length does an incoming req see | 158system.physmem.wrQLenPdf::17 3649 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::18 3649 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::19 3649 # What write queue length does an incoming req see |
| 161system.physmem.wrQLenPdf::20 3649 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::21 3649 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::22 3649 # What write queue length does an incoming req see | 161system.physmem.wrQLenPdf::20 3649 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::21 3649 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::22 3649 # What write queue length does an incoming req see |
| 164system.physmem.wrQLenPdf::23 45 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::24 3 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::25 1 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see | 164system.physmem.wrQLenPdf::23 108 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::24 5 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::25 3 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::26 1 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::27 1 # What write queue length does an incoming req see |
| 169system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see | 169system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see |
| 174system.physmem.totQLat 4891352059 # Total cycles spent in queuing delays 175system.physmem.totMemAccLat 6777204059 # Sum of mem lat for all requests 176system.physmem.totBusLat 515028000 # Total cycles spent in databus access 177system.physmem.totBankLat 1370824000 # Total cycles spent in bank access 178system.physmem.avgQLat 37989.02 # Average queueing delay per request 179system.physmem.avgBankLat 10646.60 # Average bank access latency per request 180system.physmem.avgBusLat 4000.00 # Average bus latency per request 181system.physmem.avgMemAccLat 52635.62 # Average memory access latency 182system.physmem.avgRdBW 313.63 # Average achieved read bandwidth in MB/s 183system.physmem.avgWrBW 204.47 # Average achieved write bandwidth in MB/s 184system.physmem.avgConsumedRdBW 313.63 # Average consumed read bandwidth in MB/s 185system.physmem.avgConsumedWrBW 204.47 # Average consumed write bandwidth in MB/s 186system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s 187system.physmem.busUtil 3.24 # Data bus utilization in percentage 188system.physmem.avgRdQLen 0.26 # Average read queue length over time 189system.physmem.avgWrQLen 9.34 # Average write queue length over time 190system.physmem.readRowHits 118922 # Number of row buffer hits during reads 191system.physmem.writeRowHits 27176 # Number of row buffer hits during writes 192system.physmem.readRowHitRate 92.36 # Row buffer hit rate for reads 193system.physmem.writeRowHitRate 32.37 # Row buffer hit rate for writes 194system.physmem.avgGap 123527.37 # Average gap between requests 195system.cpu.branchPred.lookups 16626972 # Number of BP lookups 196system.cpu.branchPred.condPredicted 12763144 # Number of conditional branches predicted 197system.cpu.branchPred.condIncorrect 604576 # Number of conditional branches incorrect 198system.cpu.branchPred.BTBLookups 10780847 # Number of BTB lookups 199system.cpu.branchPred.BTBHits 7773827 # Number of BTB hits | 174system.physmem.totQLat 3204614448 # Total cycles spent in queuing delays 175system.physmem.totMemAccLat 5248634448 # Sum of mem lat for all requests 176system.physmem.totBusLat 643885000 # Total cycles spent in databus access 177system.physmem.totBankLat 1400135000 # Total cycles spent in bank access 178system.physmem.avgQLat 24884.99 # Average queueing delay per request 179system.physmem.avgBankLat 10872.55 # Average bank access latency per request 180system.physmem.avgBusLat 5000.00 # Average bus latency per request 181system.physmem.avgMemAccLat 40757.55 # Average memory access latency 182system.physmem.avgRdBW 322.23 # Average achieved read bandwidth in MB/s 183system.physmem.avgWrBW 210.04 # Average achieved write bandwidth in MB/s 184system.physmem.avgConsumedRdBW 322.23 # Average consumed read bandwidth in MB/s 185system.physmem.avgConsumedWrBW 210.04 # Average consumed write bandwidth in MB/s 186system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s 187system.physmem.busUtil 4.16 # Data bus utilization in percentage 188system.physmem.avgRdQLen 0.21 # Average read queue length over time 189system.physmem.avgWrQLen 9.73 # Average write queue length over time 190system.physmem.readRowHits 116758 # Number of row buffer hits during reads 191system.physmem.writeRowHits 52879 # Number of row buffer hits during writes 192system.physmem.readRowHitRate 90.67 # Row buffer hit rate for reads 193system.physmem.writeRowHitRate 62.99 # Row buffer hit rate for writes 194system.physmem.avgGap 120239.63 # Average gap between requests 195system.cpu.branchPred.lookups 16629564 # Number of BP lookups 196system.cpu.branchPred.condPredicted 12762911 # Number of conditional branches predicted 197system.cpu.branchPred.condIncorrect 603280 # Number of conditional branches incorrect 198system.cpu.branchPred.BTBLookups 10503277 # Number of BTB lookups 199system.cpu.branchPred.BTBHits 7769578 # Number of BTB hits |
| 200system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. | 200system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. |
| 201system.cpu.branchPred.BTBHitPct 72.107757 # BTB Hit Percentage 202system.cpu.branchPred.usedRAS 1825491 # Number of times the RAS was used to get a target. 203system.cpu.branchPred.RASInCorrect 113784 # Number of incorrect RAS predictions. | 201system.cpu.branchPred.BTBHitPct 73.972894 # BTB Hit Percentage 202system.cpu.branchPred.usedRAS 1825196 # Number of times the RAS was used to get a target. 203system.cpu.branchPred.RASInCorrect 113459 # Number of incorrect RAS predictions. |
| 204system.cpu.dtb.inst_hits 0 # ITB inst hits 205system.cpu.dtb.inst_misses 0 # ITB inst misses 206system.cpu.dtb.read_hits 0 # DTB read hits 207system.cpu.dtb.read_misses 0 # DTB read misses 208system.cpu.dtb.write_hits 0 # DTB write hits 209system.cpu.dtb.write_misses 0 # DTB write misses 210system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 211system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA --- 27 unchanged lines hidden (view full) --- 239system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 240system.cpu.itb.read_accesses 0 # DTB read accesses 241system.cpu.itb.write_accesses 0 # DTB write accesses 242system.cpu.itb.inst_accesses 0 # ITB inst accesses 243system.cpu.itb.hits 0 # DTB hits 244system.cpu.itb.misses 0 # DTB misses 245system.cpu.itb.accesses 0 # DTB accesses 246system.cpu.workload.num_syscalls 1946 # Number of system calls | 204system.cpu.dtb.inst_hits 0 # ITB inst hits 205system.cpu.dtb.inst_misses 0 # ITB inst misses 206system.cpu.dtb.read_hits 0 # DTB read hits 207system.cpu.dtb.read_misses 0 # DTB read misses 208system.cpu.dtb.write_hits 0 # DTB write hits 209system.cpu.dtb.write_misses 0 # DTB write misses 210system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 211system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA --- 27 unchanged lines hidden (view full) --- 239system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 240system.cpu.itb.read_accesses 0 # DTB read accesses 241system.cpu.itb.write_accesses 0 # DTB write accesses 242system.cpu.itb.inst_accesses 0 # ITB inst accesses 243system.cpu.itb.hits 0 # DTB hits 244system.cpu.itb.misses 0 # DTB misses 245system.cpu.itb.accesses 0 # DTB accesses 246system.cpu.workload.num_syscalls 1946 # Number of system calls |
| 247system.cpu.numCycles 52550292 # number of cpu cycles simulated | 247system.cpu.numCycles 51155665 # number of cpu cycles simulated |
| 248system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 249system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed | 248system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 249system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed |
| 250system.cpu.fetch.icacheStallCycles 12554350 # Number of cycles fetch is stalled on an Icache miss 251system.cpu.fetch.Insts 85230964 # Number of instructions fetch has processed 252system.cpu.fetch.Branches 16626972 # Number of branches that fetch encountered 253system.cpu.fetch.predictedBranches 9599318 # Number of branches that fetch has predicted taken 254system.cpu.fetch.Cycles 21200413 # Number of cycles fetch has run and was not squashing or blocked 255system.cpu.fetch.SquashCycles 2370934 # Number of cycles fetch has spent squashing 256system.cpu.fetch.BlockedCycles 10497631 # Number of cycles fetch has spent blocked 257system.cpu.fetch.MiscStallCycles 60 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 258system.cpu.fetch.PendingTrapStallCycles 506 # Number of stall cycles due to pending traps 259system.cpu.fetch.IcacheWaitRetryStallCycles 28 # Number of stall cycles due to full MSHR 260system.cpu.fetch.CacheLines 11689041 # Number of cache lines fetched 261system.cpu.fetch.IcacheSquashes 183016 # Number of outstanding Icache misses that were squashed 262system.cpu.fetch.rateDist::samples 45992800 # Number of instructions fetched each cycle (Total) 263system.cpu.fetch.rateDist::mean 2.594519 # Number of instructions fetched each cycle (Total) 264system.cpu.fetch.rateDist::stdev 3.335814 # Number of instructions fetched each cycle (Total) | 250system.cpu.fetch.icacheStallCycles 12532709 # Number of cycles fetch is stalled on an Icache miss 251system.cpu.fetch.Insts 85214691 # Number of instructions fetch has processed 252system.cpu.fetch.Branches 16629564 # Number of branches that fetch encountered 253system.cpu.fetch.predictedBranches 9594774 # Number of branches that fetch has predicted taken 254system.cpu.fetch.Cycles 21193802 # Number of cycles fetch has run and was not squashing or blocked 255system.cpu.fetch.SquashCycles 2370777 # Number of cycles fetch has spent squashing 256system.cpu.fetch.BlockedCycles 10561174 # Number of cycles fetch has spent blocked 257system.cpu.fetch.MiscStallCycles 61 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 258system.cpu.fetch.PendingTrapStallCycles 619 # Number of stall cycles due to pending traps 259system.cpu.fetch.IcacheWaitRetryStallCycles 42 # Number of stall cycles due to full MSHR 260system.cpu.fetch.CacheLines 11680132 # Number of cache lines fetched 261system.cpu.fetch.IcacheSquashes 179650 # Number of outstanding Icache misses that were squashed 262system.cpu.fetch.rateDist::samples 46029302 # Number of instructions fetched each cycle (Total) 263system.cpu.fetch.rateDist::mean 2.592220 # Number of instructions fetched each cycle (Total) 264system.cpu.fetch.rateDist::stdev 3.335381 # Number of instructions fetched each cycle (Total) |
| 265system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) | 265system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) |
| 266system.cpu.fetch.rateDist::0 24812491 53.95% 53.95% # Number of instructions fetched each cycle (Total) 267system.cpu.fetch.rateDist::1 2139973 4.65% 58.60% # Number of instructions fetched each cycle (Total) 268system.cpu.fetch.rateDist::2 1966955 4.28% 62.88% # Number of instructions fetched each cycle (Total) 269system.cpu.fetch.rateDist::3 2042614 4.44% 67.32% # Number of instructions fetched each cycle (Total) 270system.cpu.fetch.rateDist::4 1467231 3.19% 70.51% # Number of instructions fetched each cycle (Total) 271system.cpu.fetch.rateDist::5 1381601 3.00% 73.51% # Number of instructions fetched each cycle (Total) 272system.cpu.fetch.rateDist::6 958651 2.08% 75.60% # Number of instructions fetched each cycle (Total) 273system.cpu.fetch.rateDist::7 1187660 2.58% 78.18% # Number of instructions fetched each cycle (Total) 274system.cpu.fetch.rateDist::8 10035624 21.82% 100.00% # Number of instructions fetched each cycle (Total) | 266system.cpu.fetch.rateDist::0 24855702 54.00% 54.00% # Number of instructions fetched each cycle (Total) 267system.cpu.fetch.rateDist::1 2137922 4.64% 58.64% # Number of instructions fetched each cycle (Total) 268system.cpu.fetch.rateDist::2 1963242 4.27% 62.91% # Number of instructions fetched each cycle (Total) 269system.cpu.fetch.rateDist::3 2041100 4.43% 67.34% # Number of instructions fetched each cycle (Total) 270system.cpu.fetch.rateDist::4 1466538 3.19% 70.53% # Number of instructions fetched each cycle (Total) 271system.cpu.fetch.rateDist::5 1380808 3.00% 73.53% # Number of instructions fetched each cycle (Total) 272system.cpu.fetch.rateDist::6 959441 2.08% 75.61% # Number of instructions fetched each cycle (Total) 273system.cpu.fetch.rateDist::7 1192836 2.59% 78.21% # Number of instructions fetched each cycle (Total) 274system.cpu.fetch.rateDist::8 10031713 21.79% 100.00% # Number of instructions fetched each cycle (Total) |
| 275system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 276system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 277system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) | 275system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 276system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 277system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) |
| 278system.cpu.fetch.rateDist::total 45992800 # Number of instructions fetched each cycle (Total) 279system.cpu.fetch.branchRate 0.316401 # Number of branch fetches per cycle 280system.cpu.fetch.rate 1.621893 # Number of inst fetches per cycle 281system.cpu.decode.IdleCycles 14631573 # Number of cycles decode is idle 282system.cpu.decode.BlockedCycles 8854890 # Number of cycles decode is blocked 283system.cpu.decode.RunCycles 19476912 # Number of cycles decode is running 284system.cpu.decode.UnblockCycles 1392472 # Number of cycles decode is unblocking 285system.cpu.decode.SquashCycles 1636953 # Number of cycles decode is squashing 286system.cpu.decode.BranchResolved 3331046 # Number of times decode resolved a branch 287system.cpu.decode.BranchMispred 104815 # Number of times decode detected a branch misprediction 288system.cpu.decode.DecodedInsts 116877182 # Number of instructions handled by decode 289system.cpu.decode.SquashedInsts 363170 # Number of squashed instructions handled by decode 290system.cpu.rename.SquashCycles 1636953 # Number of cycles rename is squashing 291system.cpu.rename.IdleCycles 16335988 # Number of cycles rename is idle 292system.cpu.rename.BlockCycles 2535467 # Number of cycles rename is blocking 293system.cpu.rename.serializeStallCycles 864548 # count of cycles rename stalled for serializing inst 294system.cpu.rename.RunCycles 19115469 # Number of cycles rename is running 295system.cpu.rename.UnblockCycles 5504375 # Number of cycles rename is unblocking 296system.cpu.rename.RenamedInsts 114992065 # Number of instructions processed by rename 297system.cpu.rename.ROBFullEvents 153 # Number of times rename has blocked due to ROB full 298system.cpu.rename.IQFullEvents 17001 # Number of times rename has blocked due to IQ full 299system.cpu.rename.LSQFullEvents 4650627 # Number of times rename has blocked due to LSQ full 300system.cpu.rename.FullRegisterEvents 317 # Number of times there has been no free registers 301system.cpu.rename.RenamedOperands 115303250 # Number of destination operands rename has renamed 302system.cpu.rename.RenameLookups 529787373 # Number of register rename lookups that rename has made 303system.cpu.rename.int_rename_lookups 529782097 # Number of integer rename lookups 304system.cpu.rename.fp_rename_lookups 5276 # Number of floating rename lookups | 278system.cpu.fetch.rateDist::total 46029302 # Number of instructions fetched each cycle (Total) 279system.cpu.fetch.branchRate 0.325078 # Number of branch fetches per cycle 280system.cpu.fetch.rate 1.665792 # Number of inst fetches per cycle 281system.cpu.decode.IdleCycles 14615111 # Number of cycles decode is idle 282system.cpu.decode.BlockedCycles 8910636 # Number of cycles decode is blocked 283system.cpu.decode.RunCycles 19475070 # Number of cycles decode is running 284system.cpu.decode.UnblockCycles 1390460 # Number of cycles decode is unblocking 285system.cpu.decode.SquashCycles 1638025 # Number of cycles decode is squashing 286system.cpu.decode.BranchResolved 3332403 # Number of times decode resolved a branch 287system.cpu.decode.BranchMispred 104704 # Number of times decode detected a branch misprediction 288system.cpu.decode.DecodedInsts 116875392 # Number of instructions handled by decode 289system.cpu.decode.SquashedInsts 362618 # Number of squashed instructions handled by decode 290system.cpu.rename.SquashCycles 1638025 # Number of cycles rename is squashing 291system.cpu.rename.IdleCycles 16327930 # Number of cycles rename is idle 292system.cpu.rename.BlockCycles 2553995 # Number of cycles rename is blocking 293system.cpu.rename.serializeStallCycles 876400 # count of cycles rename stalled for serializing inst 294system.cpu.rename.RunCycles 19102314 # Number of cycles rename is running 295system.cpu.rename.UnblockCycles 5530638 # Number of cycles rename is unblocking 296system.cpu.rename.RenamedInsts 115006216 # Number of instructions processed by rename 297system.cpu.rename.ROBFullEvents 128 # Number of times rename has blocked due to ROB full 298system.cpu.rename.IQFullEvents 16441 # Number of times rename has blocked due to IQ full 299system.cpu.rename.LSQFullEvents 4672566 # Number of times rename has blocked due to LSQ full 300system.cpu.rename.FullRegisterEvents 267 # Number of times there has been no free registers 301system.cpu.rename.RenamedOperands 115315088 # Number of destination operands rename has renamed 302system.cpu.rename.RenameLookups 529845526 # Number of register rename lookups that rename has made 303system.cpu.rename.int_rename_lookups 529838425 # Number of integer rename lookups 304system.cpu.rename.fp_rename_lookups 7101 # Number of floating rename lookups |
| 305system.cpu.rename.CommittedMaps 99132672 # Number of HB maps that are committed | 305system.cpu.rename.CommittedMaps 99132672 # Number of HB maps that are committed |
| 306system.cpu.rename.UndoneMaps 16170578 # Number of HB maps that are undone due to squashing 307system.cpu.rename.serializingInsts 20502 # count of serializing insts renamed 308system.cpu.rename.tempSerializingInsts 20496 # count of temporary serializing insts renamed 309system.cpu.rename.skidInsts 13002691 # count of insts added to the skid buffer 310system.cpu.memDep0.insertedLoads 29626313 # Number of loads inserted to the mem dependence unit. 311system.cpu.memDep0.insertedStores 22450124 # Number of stores inserted to the mem dependence unit. 312system.cpu.memDep0.conflictingLoads 3876856 # Number of conflicting loads. 313system.cpu.memDep0.conflictingStores 4338192 # Number of conflicting stores. 314system.cpu.iq.iqInstsAdded 111565223 # Number of instructions added to the IQ (excludes non-spec) 315system.cpu.iq.iqNonSpecInstsAdded 36031 # Number of non-speculative instructions added to the IQ 316system.cpu.iq.iqInstsIssued 107269202 # Number of instructions issued 317system.cpu.iq.iqSquashedInstsIssued 275818 # Number of squashed instructions issued 318system.cpu.iq.iqSquashedInstsExamined 10829565 # Number of squashed instructions iterated over during squash; mainly for profiling 319system.cpu.iq.iqSquashedOperandsExamined 25919062 # Number of squashed operands that are examined and possibly removed from graph 320system.cpu.iq.iqSquashedNonSpecRemoved 2245 # Number of squashed non-spec instructions that were removed 321system.cpu.iq.issued_per_cycle::samples 45992800 # Number of insts issued each cycle 322system.cpu.iq.issued_per_cycle::mean 2.332304 # Number of insts issued each cycle 323system.cpu.iq.issued_per_cycle::stdev 1.990217 # Number of insts issued each cycle | 306system.cpu.rename.UndoneMaps 16182416 # Number of HB maps that are undone due to squashing 307system.cpu.rename.serializingInsts 20249 # count of serializing insts renamed 308system.cpu.rename.tempSerializingInsts 20243 # count of temporary serializing insts renamed 309system.cpu.rename.skidInsts 13070329 # count of insts added to the skid buffer 310system.cpu.memDep0.insertedLoads 29628857 # Number of loads inserted to the mem dependence unit. 311system.cpu.memDep0.insertedStores 22448482 # Number of stores inserted to the mem dependence unit. 312system.cpu.memDep0.conflictingLoads 3867260 # Number of conflicting loads. 313system.cpu.memDep0.conflictingStores 4365711 # Number of conflicting stores. 314system.cpu.iq.iqInstsAdded 111562544 # Number of instructions added to the IQ (excludes non-spec) 315system.cpu.iq.iqNonSpecInstsAdded 35868 # Number of non-speculative instructions added to the IQ 316system.cpu.iq.iqInstsIssued 107265054 # Number of instructions issued 317system.cpu.iq.iqSquashedInstsIssued 274406 # Number of squashed instructions issued 318system.cpu.iq.iqSquashedInstsExamined 10824806 # Number of squashed instructions iterated over during squash; mainly for profiling 319system.cpu.iq.iqSquashedOperandsExamined 25919657 # Number of squashed operands that are examined and possibly removed from graph 320system.cpu.iq.iqSquashedNonSpecRemoved 2082 # Number of squashed non-spec instructions that were removed 321system.cpu.iq.issued_per_cycle::samples 46029302 # Number of insts issued each cycle 322system.cpu.iq.issued_per_cycle::mean 2.330365 # Number of insts issued each cycle 323system.cpu.iq.issued_per_cycle::stdev 1.988633 # Number of insts issued each cycle |
| 324system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle | 324system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle |
| 325system.cpu.iq.issued_per_cycle::0 10779099 23.44% 23.44% # Number of insts issued each cycle 326system.cpu.iq.issued_per_cycle::1 8049451 17.50% 40.94% # Number of insts issued each cycle 327system.cpu.iq.issued_per_cycle::2 7422892 16.14% 57.08% # Number of insts issued each cycle 328system.cpu.iq.issued_per_cycle::3 7126081 15.49% 72.57% # Number of insts issued each cycle 329system.cpu.iq.issued_per_cycle::4 5395767 11.73% 84.30% # Number of insts issued each cycle 330system.cpu.iq.issued_per_cycle::5 3928809 8.54% 92.85% # Number of insts issued each cycle 331system.cpu.iq.issued_per_cycle::6 1841047 4.00% 96.85% # Number of insts issued each cycle 332system.cpu.iq.issued_per_cycle::7 874903 1.90% 98.75% # Number of insts issued each cycle 333system.cpu.iq.issued_per_cycle::8 574751 1.25% 100.00% # Number of insts issued each cycle | 325system.cpu.iq.issued_per_cycle::0 10776543 23.41% 23.41% # Number of insts issued each cycle 326system.cpu.iq.issued_per_cycle::1 8085599 17.57% 40.98% # Number of insts issued each cycle 327system.cpu.iq.issued_per_cycle::2 7427656 16.14% 57.12% # Number of insts issued each cycle 328system.cpu.iq.issued_per_cycle::3 7135117 15.50% 72.62% # Number of insts issued each cycle 329system.cpu.iq.issued_per_cycle::4 5408591 11.75% 84.37% # Number of insts issued each cycle 330system.cpu.iq.issued_per_cycle::5 3911102 8.50% 92.86% # Number of insts issued each cycle 331system.cpu.iq.issued_per_cycle::6 1839411 4.00% 96.86% # Number of insts issued each cycle 332system.cpu.iq.issued_per_cycle::7 869812 1.89% 98.75% # Number of insts issued each cycle 333system.cpu.iq.issued_per_cycle::8 575471 1.25% 100.00% # Number of insts issued each cycle |
| 334system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 335system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 336system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle | 334system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 335system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 336system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle |
| 337system.cpu.iq.issued_per_cycle::total 45992800 # Number of insts issued each cycle | 337system.cpu.iq.issued_per_cycle::total 46029302 # Number of insts issued each cycle |
| 338system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available | 338system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available |
| 339system.cpu.iq.fu_full::IntAlu 114108 4.61% 4.61% # attempts to use FU when none available 340system.cpu.iq.fu_full::IntMult 0 0.00% 4.61% # attempts to use FU when none available 341system.cpu.iq.fu_full::IntDiv 0 0.00% 4.61% # attempts to use FU when none available 342system.cpu.iq.fu_full::FloatAdd 1 0.00% 4.61% # attempts to use FU when none available 343system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.61% # attempts to use FU when none available 344system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.61% # attempts to use FU when none available 345system.cpu.iq.fu_full::FloatMult 0 0.00% 4.61% # attempts to use FU when none available 346system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.61% # attempts to use FU when none available 347system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.61% # attempts to use FU when none available 348system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.61% # attempts to use FU when none available 349system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.61% # attempts to use FU when none available 350system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.61% # attempts to use FU when none available 351system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.61% # attempts to use FU when none available 352system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.61% # attempts to use FU when none available 353system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.61% # attempts to use FU when none available 354system.cpu.iq.fu_full::SimdMult 0 0.00% 4.61% # attempts to use FU when none available 355system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.61% # attempts to use FU when none available 356system.cpu.iq.fu_full::SimdShift 0 0.00% 4.61% # attempts to use FU when none available 357system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.61% # attempts to use FU when none available 358system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.61% # attempts to use FU when none available 359system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.61% # attempts to use FU when none available 360system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.61% # attempts to use FU when none available 361system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.61% # attempts to use FU when none available 362system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.61% # attempts to use FU when none available 363system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.61% # attempts to use FU when none available 364system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.61% # attempts to use FU when none available 365system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.61% # attempts to use FU when none available 366system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.61% # attempts to use FU when none available 367system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.61% # attempts to use FU when none available 368system.cpu.iq.fu_full::MemRead 1356583 54.78% 59.39% # attempts to use FU when none available 369system.cpu.iq.fu_full::MemWrite 1005840 40.61% 100.00% # attempts to use FU when none available | 339system.cpu.iq.fu_full::IntAlu 112614 4.57% 4.57% # attempts to use FU when none available 340system.cpu.iq.fu_full::IntMult 0 0.00% 4.57% # attempts to use FU when none available 341system.cpu.iq.fu_full::IntDiv 0 0.00% 4.57% # attempts to use FU when none available 342system.cpu.iq.fu_full::FloatAdd 2 0.00% 4.57% # attempts to use FU when none available 343system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.57% # attempts to use FU when none available 344system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.57% # attempts to use FU when none available 345system.cpu.iq.fu_full::FloatMult 0 0.00% 4.57% # attempts to use FU when none available 346system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.57% # attempts to use FU when none available 347system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.57% # attempts to use FU when none available 348system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.57% # attempts to use FU when none available 349system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.57% # attempts to use FU when none available 350system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.57% # attempts to use FU when none available 351system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.57% # attempts to use FU when none available 352system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.57% # attempts to use FU when none available 353system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.57% # attempts to use FU when none available 354system.cpu.iq.fu_full::SimdMult 0 0.00% 4.57% # attempts to use FU when none available 355system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.57% # attempts to use FU when none available 356system.cpu.iq.fu_full::SimdShift 0 0.00% 4.57% # attempts to use FU when none available 357system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.57% # attempts to use FU when none available 358system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.57% # attempts to use FU when none available 359system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.57% # attempts to use FU when none available 360system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.57% # attempts to use FU when none available 361system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.57% # attempts to use FU when none available 362system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.57% # attempts to use FU when none available 363system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.57% # attempts to use FU when none available 364system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.57% # attempts to use FU when none available 365system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.57% # attempts to use FU when none available 366system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.57% # attempts to use FU when none available 367system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.57% # attempts to use FU when none available 368system.cpu.iq.fu_full::MemRead 1347948 54.70% 59.28% # attempts to use FU when none available 369system.cpu.iq.fu_full::MemWrite 1003479 40.72% 100.00% # attempts to use FU when none available |
| 370system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 371system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 372system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued | 370system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 371system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 372system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued |
| 373system.cpu.iq.FU_type_0::IntAlu 56641700 52.80% 52.80% # Type of FU issued 374system.cpu.iq.FU_type_0::IntMult 91676 0.09% 52.89% # Type of FU issued | 373system.cpu.iq.FU_type_0::IntAlu 56638968 52.80% 52.80% # Type of FU issued 374system.cpu.iq.FU_type_0::IntMult 91700 0.09% 52.89% # Type of FU issued |
| 375system.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.89% # Type of FU issued | 375system.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.89% # Type of FU issued |
| 376system.cpu.iq.FU_type_0::FloatAdd 165 0.00% 52.89% # Type of FU issued | 376system.cpu.iq.FU_type_0::FloatAdd 212 0.00% 52.89% # Type of FU issued |
| 377system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.89% # Type of FU issued 378system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.89% # Type of FU issued 379system.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.89% # Type of FU issued 380system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.89% # Type of FU issued 381system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.89% # Type of FU issued 382system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.89% # Type of FU issued 383system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.89% # Type of FU issued 384system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.89% # Type of FU issued --- 9 unchanged lines hidden (view full) --- 394system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.89% # Type of FU issued 395system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 52.89% # Type of FU issued 396system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.89% # Type of FU issued 397system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.89% # Type of FU issued 398system.cpu.iq.FU_type_0::SimdFloatMisc 7 0.00% 52.89% # Type of FU issued 399system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.89% # Type of FU issued 400system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.89% # Type of FU issued 401system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.89% # Type of FU issued | 377system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.89% # Type of FU issued 378system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.89% # Type of FU issued 379system.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.89% # Type of FU issued 380system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.89% # Type of FU issued 381system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.89% # Type of FU issued 382system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.89% # Type of FU issued 383system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.89% # Type of FU issued 384system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.89% # Type of FU issued --- 9 unchanged lines hidden (view full) --- 394system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.89% # Type of FU issued 395system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 52.89% # Type of FU issued 396system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.89% # Type of FU issued 397system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.89% # Type of FU issued 398system.cpu.iq.FU_type_0::SimdFloatMisc 7 0.00% 52.89% # Type of FU issued 399system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.89% # Type of FU issued 400system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.89% # Type of FU issued 401system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.89% # Type of FU issued |
| 402system.cpu.iq.FU_type_0::MemRead 28901726 26.94% 79.83% # Type of FU issued 403system.cpu.iq.FU_type_0::MemWrite 21633928 20.17% 100.00% # Type of FU issued | 402system.cpu.iq.FU_type_0::MemRead 28903478 26.95% 79.83% # Type of FU issued 403system.cpu.iq.FU_type_0::MemWrite 21630689 20.17% 100.00% # Type of FU issued |
| 404system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 405system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued | 404system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 405system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued |
| 406system.cpu.iq.FU_type_0::total 107269202 # Type of FU issued 407system.cpu.iq.rate 2.041267 # Inst issue rate 408system.cpu.iq.fu_busy_cnt 2476532 # FU busy when requested 409system.cpu.iq.fu_busy_rate 0.023087 # FU busy rate (busy events/executed inst) 410system.cpu.iq.int_inst_queue_reads 263283068 # Number of integer instruction queue reads 411system.cpu.iq.int_inst_queue_writes 122458972 # Number of integer instruction queue writes 412system.cpu.iq.int_inst_queue_wakeup_accesses 105581252 # Number of integer instruction queue wakeup accesses 413system.cpu.iq.fp_inst_queue_reads 486 # Number of floating instruction queue reads 414system.cpu.iq.fp_inst_queue_writes 768 # Number of floating instruction queue writes 415system.cpu.iq.fp_inst_queue_wakeup_accesses 152 # Number of floating instruction queue wakeup accesses 416system.cpu.iq.int_alu_accesses 109745491 # Number of integer alu accesses 417system.cpu.iq.fp_alu_accesses 243 # Number of floating point alu accesses 418system.cpu.iew.lsq.thread0.forwLoads 2188417 # Number of loads that had data forwarded from stores | 406system.cpu.iq.FU_type_0::total 107265054 # Type of FU issued 407system.cpu.iq.rate 2.096836 # Inst issue rate 408system.cpu.iq.fu_busy_cnt 2464043 # FU busy when requested 409system.cpu.iq.fu_busy_rate 0.022972 # FU busy rate (busy events/executed inst) 410system.cpu.iq.int_inst_queue_reads 263297262 # Number of integer instruction queue reads 411system.cpu.iq.int_inst_queue_writes 122451085 # Number of integer instruction queue writes 412system.cpu.iq.int_inst_queue_wakeup_accesses 105577839 # Number of integer instruction queue wakeup accesses 413system.cpu.iq.fp_inst_queue_reads 597 # Number of floating instruction queue reads 414system.cpu.iq.fp_inst_queue_writes 998 # Number of floating instruction queue writes 415system.cpu.iq.fp_inst_queue_wakeup_accesses 169 # Number of floating instruction queue wakeup accesses 416system.cpu.iq.int_alu_accesses 109728805 # Number of integer alu accesses 417system.cpu.iq.fp_alu_accesses 292 # Number of floating point alu accesses 418system.cpu.iew.lsq.thread0.forwLoads 2178424 # Number of loads that had data forwarded from stores |
| 419system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address | 419system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address |
| 420system.cpu.iew.lsq.thread0.squashedLoads 2319205 # Number of loads squashed 421system.cpu.iew.lsq.thread0.ignoredResponses 6776 # Number of memory responses ignored because the instruction is squashed 422system.cpu.iew.lsq.thread0.memOrderViolation 29966 # Number of memory ordering violations 423system.cpu.iew.lsq.thread0.squashedStores 1894386 # Number of stores squashed | 420system.cpu.iew.lsq.thread0.squashedLoads 2321749 # Number of loads squashed 421system.cpu.iew.lsq.thread0.ignoredResponses 6850 # Number of memory responses ignored because the instruction is squashed 422system.cpu.iew.lsq.thread0.memOrderViolation 30026 # Number of memory ordering violations 423system.cpu.iew.lsq.thread0.squashedStores 1892744 # Number of stores squashed |
| 424system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 425system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding | 424system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 425system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding |
| 426system.cpu.iew.lsq.thread0.rescheduledLoads 30 # Number of loads that were rescheduled 427system.cpu.iew.lsq.thread0.cacheBlocked 503 # Number of times an access to memory failed due to the cache being blocked | 426system.cpu.iew.lsq.thread0.rescheduledLoads 29 # Number of loads that were rescheduled 427system.cpu.iew.lsq.thread0.cacheBlocked 510 # Number of times an access to memory failed due to the cache being blocked |
| 428system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle | 428system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle |
| 429system.cpu.iew.iewSquashCycles 1636953 # Number of cycles IEW is squashing 430system.cpu.iew.iewBlockCycles 1044060 # Number of cycles IEW is blocking 431system.cpu.iew.iewUnblockCycles 45930 # Number of cycles IEW is unblocking 432system.cpu.iew.iewDispatchedInsts 111611011 # Number of instructions dispatched to IQ 433system.cpu.iew.iewDispSquashedInsts 291580 # Number of squashed instructions skipped by dispatch 434system.cpu.iew.iewDispLoadInsts 29626313 # Number of dispatched load instructions 435system.cpu.iew.iewDispStoreInsts 22450124 # Number of dispatched store instructions 436system.cpu.iew.iewDispNonSpecInsts 20111 # Number of dispatched non-speculative instructions 437system.cpu.iew.iewIQFullEvents 6644 # Number of times the IQ has become full, causing a stall 438system.cpu.iew.iewLSQFullEvents 5462 # Number of times the LSQ has become full, causing a stall 439system.cpu.iew.memOrderViolationEvents 29966 # Number of memory order violations 440system.cpu.iew.predictedTakenIncorrect 393316 # Number of branches that were predicted taken incorrectly 441system.cpu.iew.predictedNotTakenIncorrect 181236 # Number of branches that were predicted not taken incorrectly 442system.cpu.iew.branchMispredicts 574552 # Number of branch mispredicts detected at execute 443system.cpu.iew.iewExecutedInsts 106238160 # Number of executed instructions 444system.cpu.iew.iewExecLoadInsts 28602099 # Number of load instructions executed 445system.cpu.iew.iewExecSquashedInsts 1031042 # Number of squashed instructions skipped in execute | 429system.cpu.iew.iewSquashCycles 1638025 # Number of cycles IEW is squashing 430system.cpu.iew.iewBlockCycles 1048423 # Number of cycles IEW is blocking 431system.cpu.iew.iewUnblockCycles 45681 # Number of cycles IEW is unblocking 432system.cpu.iew.iewDispatchedInsts 111608173 # Number of instructions dispatched to IQ 433system.cpu.iew.iewDispSquashedInsts 293378 # Number of squashed instructions skipped by dispatch 434system.cpu.iew.iewDispLoadInsts 29628857 # Number of dispatched load instructions 435system.cpu.iew.iewDispStoreInsts 22448482 # Number of dispatched store instructions 436system.cpu.iew.iewDispNonSpecInsts 19948 # Number of dispatched non-speculative instructions 437system.cpu.iew.iewIQFullEvents 6875 # Number of times the IQ has become full, causing a stall 438system.cpu.iew.iewLSQFullEvents 5224 # Number of times the LSQ has become full, causing a stall 439system.cpu.iew.memOrderViolationEvents 30026 # Number of memory order violations 440system.cpu.iew.predictedTakenIncorrect 391684 # Number of branches that were predicted taken incorrectly 441system.cpu.iew.predictedNotTakenIncorrect 181878 # Number of branches that were predicted not taken incorrectly 442system.cpu.iew.branchMispredicts 573562 # Number of branch mispredicts detected at execute 443system.cpu.iew.iewExecutedInsts 106234972 # Number of executed instructions 444system.cpu.iew.iewExecLoadInsts 28603939 # Number of load instructions executed 445system.cpu.iew.iewExecSquashedInsts 1030082 # Number of squashed instructions skipped in execute |
| 446system.cpu.iew.exec_swp 0 # number of swp insts executed | 446system.cpu.iew.exec_swp 0 # number of swp insts executed |
| 447system.cpu.iew.exec_nop 9757 # number of nop insts executed 448system.cpu.iew.exec_refs 49948126 # number of memory reference insts executed 449system.cpu.iew.exec_branches 14604066 # Number of branches executed 450system.cpu.iew.exec_stores 21346027 # Number of stores executed 451system.cpu.iew.exec_rate 2.021647 # Inst execution rate 452system.cpu.iew.wb_sent 105801461 # cumulative count of insts sent to commit 453system.cpu.iew.wb_count 105581404 # cumulative count of insts written-back 454system.cpu.iew.wb_producers 53258894 # num instructions producing a value 455system.cpu.iew.wb_consumers 103486689 # num instructions consuming a value | 447system.cpu.iew.exec_nop 9761 # number of nop insts executed 448system.cpu.iew.exec_refs 49948503 # number of memory reference insts executed 449system.cpu.iew.exec_branches 14602542 # Number of branches executed 450system.cpu.iew.exec_stores 21344564 # Number of stores executed 451system.cpu.iew.exec_rate 2.076700 # Inst execution rate 452system.cpu.iew.wb_sent 105797759 # cumulative count of insts sent to commit 453system.cpu.iew.wb_count 105578008 # cumulative count of insts written-back 454system.cpu.iew.wb_producers 53282087 # num instructions producing a value 455system.cpu.iew.wb_consumers 103565148 # num instructions consuming a value |
| 456system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ | 456system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ |
| 457system.cpu.iew.wb_rate 2.009150 # insts written-back per cycle 458system.cpu.iew.wb_fanout 0.514645 # average fanout of values written-back | 457system.cpu.iew.wb_rate 2.063858 # insts written-back per cycle 458system.cpu.iew.wb_fanout 0.514479 # average fanout of values written-back |
| 459system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ | 459system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ |
| 460system.cpu.commit.commitSquashedInsts 10979497 # The number of squashed insts skipped by commit | 460system.cpu.commit.commitSquashedInsts 10976636 # The number of squashed insts skipped by commit |
| 461system.cpu.commit.commitNonSpecStalls 33786 # The number of times commit has been forced to stall to communicate backwards | 461system.cpu.commit.commitNonSpecStalls 33786 # The number of times commit has been forced to stall to communicate backwards |
| 462system.cpu.commit.branchMispredicts 501718 # The number of times a branch was mispredicted 463system.cpu.commit.committed_per_cycle::samples 44355847 # Number of insts commited each cycle 464system.cpu.commit.committed_per_cycle::mean 2.268752 # Number of insts commited each cycle 465system.cpu.commit.committed_per_cycle::stdev 2.766108 # Number of insts commited each cycle | 462system.cpu.commit.branchMispredicts 500410 # The number of times a branch was mispredicted 463system.cpu.commit.committed_per_cycle::samples 44391277 # Number of insts commited each cycle 464system.cpu.commit.committed_per_cycle::mean 2.266941 # Number of insts commited each cycle 465system.cpu.commit.committed_per_cycle::stdev 2.764740 # Number of insts commited each cycle |
| 466system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle | 466system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle |
| 467system.cpu.commit.committed_per_cycle::0 15312059 34.52% 34.52% # Number of insts commited each cycle 468system.cpu.commit.committed_per_cycle::1 11621987 26.20% 60.72% # Number of insts commited each cycle 469system.cpu.commit.committed_per_cycle::2 3450685 7.78% 68.50% # Number of insts commited each cycle 470system.cpu.commit.committed_per_cycle::3 2867250 6.46% 74.97% # Number of insts commited each cycle 471system.cpu.commit.committed_per_cycle::4 1878784 4.24% 79.20% # Number of insts commited each cycle 472system.cpu.commit.committed_per_cycle::5 1958737 4.42% 83.62% # Number of insts commited each cycle 473system.cpu.commit.committed_per_cycle::6 685559 1.55% 85.16% # Number of insts commited each cycle 474system.cpu.commit.committed_per_cycle::7 561142 1.27% 86.43% # Number of insts commited each cycle 475system.cpu.commit.committed_per_cycle::8 6019644 13.57% 100.00% # Number of insts commited each cycle | 467system.cpu.commit.committed_per_cycle::0 15317735 34.51% 34.51% # Number of insts commited each cycle 468system.cpu.commit.committed_per_cycle::1 11646185 26.24% 60.74% # Number of insts commited each cycle 469system.cpu.commit.committed_per_cycle::2 3462928 7.80% 68.54% # Number of insts commited each cycle 470system.cpu.commit.committed_per_cycle::3 2873664 6.47% 75.02% # Number of insts commited each cycle 471system.cpu.commit.committed_per_cycle::4 1875712 4.23% 79.24% # Number of insts commited each cycle 472system.cpu.commit.committed_per_cycle::5 1949355 4.39% 83.63% # Number of insts commited each cycle 473system.cpu.commit.committed_per_cycle::6 685853 1.55% 85.18% # Number of insts commited each cycle 474system.cpu.commit.committed_per_cycle::7 564106 1.27% 86.45% # Number of insts commited each cycle 475system.cpu.commit.committed_per_cycle::8 6015739 13.55% 100.00% # Number of insts commited each cycle |
| 476system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 477system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 478system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle | 476system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 477system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 478system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle |
| 479system.cpu.commit.committed_per_cycle::total 44355847 # Number of insts commited each cycle | 479system.cpu.commit.committed_per_cycle::total 44391277 # Number of insts commited each cycle |
| 480system.cpu.commit.committedInsts 70913181 # Number of instructions committed 481system.cpu.commit.committedOps 100632428 # Number of ops (including micro ops) committed 482system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 483system.cpu.commit.refs 47862846 # Number of memory references committed 484system.cpu.commit.loads 27307108 # Number of loads committed 485system.cpu.commit.membars 15920 # Number of memory barriers committed 486system.cpu.commit.branches 13741505 # Number of branches committed 487system.cpu.commit.fp_insts 56 # Number of committed floating point instructions. 488system.cpu.commit.int_insts 91472779 # Number of committed integer instructions. 489system.cpu.commit.function_calls 1679850 # Number of function calls committed. | 480system.cpu.commit.committedInsts 70913181 # Number of instructions committed 481system.cpu.commit.committedOps 100632428 # Number of ops (including micro ops) committed 482system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 483system.cpu.commit.refs 47862846 # Number of memory references committed 484system.cpu.commit.loads 27307108 # Number of loads committed 485system.cpu.commit.membars 15920 # Number of memory barriers committed 486system.cpu.commit.branches 13741505 # Number of branches committed 487system.cpu.commit.fp_insts 56 # Number of committed floating point instructions. 488system.cpu.commit.int_insts 91472779 # Number of committed integer instructions. 489system.cpu.commit.function_calls 1679850 # Number of function calls committed. |
| 490system.cpu.commit.bw_lim_events 6019644 # number cycles where commit BW limit reached | 490system.cpu.commit.bw_lim_events 6015739 # number cycles where commit BW limit reached |
| 491system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits | 491system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits |
| 492system.cpu.rob.rob_reads 149922829 # The number of ROB reads 493system.cpu.rob.rob_writes 224870236 # The number of ROB writes 494system.cpu.timesIdled 74082 # Number of times that the entire CPU went into an idle state and unscheduled itself 495system.cpu.idleCycles 6557492 # Total number of cycles that the CPU has spent unscheduled due to idling | 492system.cpu.rob.rob_reads 149959303 # The number of ROB reads 493system.cpu.rob.rob_writes 224865260 # The number of ROB writes 494system.cpu.timesIdled 74068 # Number of times that the entire CPU went into an idle state and unscheduled itself 495system.cpu.idleCycles 5126363 # Total number of cycles that the CPU has spent unscheduled due to idling |
| 496system.cpu.committedInsts 70907629 # Number of Instructions Simulated 497system.cpu.committedOps 100626876 # Number of Ops (including micro ops) Simulated 498system.cpu.committedInsts_total 70907629 # Number of Instructions Simulated | 496system.cpu.committedInsts 70907629 # Number of Instructions Simulated 497system.cpu.committedOps 100626876 # Number of Ops (including micro ops) Simulated 498system.cpu.committedInsts_total 70907629 # Number of Instructions Simulated |
| 499system.cpu.cpi 0.741109 # CPI: Cycles Per Instruction 500system.cpu.cpi_total 0.741109 # CPI: Total CPI of All Threads 501system.cpu.ipc 1.349329 # IPC: Instructions Per Cycle 502system.cpu.ipc_total 1.349329 # IPC: Total IPC of All Threads 503system.cpu.int_regfile_reads 511669135 # number of integer regfile reads 504system.cpu.int_regfile_writes 103349973 # number of integer regfile writes 505system.cpu.fp_regfile_reads 690 # number of floating regfile reads 506system.cpu.fp_regfile_writes 602 # number of floating regfile writes 507system.cpu.misc_regfile_reads 49186281 # number of misc regfile reads | 499system.cpu.cpi 0.721441 # CPI: Cycles Per Instruction 500system.cpu.cpi_total 0.721441 # CPI: Total CPI of All Threads 501system.cpu.ipc 1.386115 # IPC: Instructions Per Cycle 502system.cpu.ipc_total 1.386115 # IPC: Total IPC of All Threads 503system.cpu.int_regfile_reads 511661177 # number of integer regfile reads 504system.cpu.int_regfile_writes 103341315 # number of integer regfile writes 505system.cpu.fp_regfile_reads 804 # number of floating regfile reads 506system.cpu.fp_regfile_writes 688 # number of floating regfile writes 507system.cpu.misc_regfile_reads 49186243 # number of misc regfile reads |
| 508system.cpu.misc_regfile_writes 31840 # number of misc regfile writes | 508system.cpu.misc_regfile_writes 31840 # number of misc regfile writes |
| 509system.cpu.icache.replacements 29504 # number of replacements 510system.cpu.icache.tagsinuse 1815.541660 # Cycle average of tags in use 511system.cpu.icache.total_refs 11653533 # Total number of references to valid blocks. 512system.cpu.icache.sampled_refs 31535 # Sample count of references to valid blocks. 513system.cpu.icache.avg_refs 369.542825 # Average number of references to valid blocks. | 509system.cpu.icache.replacements 28586 # number of replacements 510system.cpu.icache.tagsinuse 1814.278230 # Cycle average of tags in use 511system.cpu.icache.total_refs 11645439 # Total number of references to valid blocks. 512system.cpu.icache.sampled_refs 30619 # Sample count of references to valid blocks. 513system.cpu.icache.avg_refs 380.333747 # Average number of references to valid blocks. |
| 514system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 514system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
| 515system.cpu.icache.occ_blocks::cpu.inst 1815.541660 # Average occupied blocks per requestor 516system.cpu.icache.occ_percent::cpu.inst 0.886495 # Average percentage of cache occupancy 517system.cpu.icache.occ_percent::total 0.886495 # Average percentage of cache occupancy 518system.cpu.icache.ReadReq_hits::cpu.inst 11653539 # number of ReadReq hits 519system.cpu.icache.ReadReq_hits::total 11653539 # number of ReadReq hits 520system.cpu.icache.demand_hits::cpu.inst 11653539 # number of demand (read+write) hits 521system.cpu.icache.demand_hits::total 11653539 # number of demand (read+write) hits 522system.cpu.icache.overall_hits::cpu.inst 11653539 # number of overall hits 523system.cpu.icache.overall_hits::total 11653539 # number of overall hits 524system.cpu.icache.ReadReq_misses::cpu.inst 35502 # number of ReadReq misses 525system.cpu.icache.ReadReq_misses::total 35502 # number of ReadReq misses 526system.cpu.icache.demand_misses::cpu.inst 35502 # number of demand (read+write) misses 527system.cpu.icache.demand_misses::total 35502 # number of demand (read+write) misses 528system.cpu.icache.overall_misses::cpu.inst 35502 # number of overall misses 529system.cpu.icache.overall_misses::total 35502 # number of overall misses 530system.cpu.icache.ReadReq_miss_latency::cpu.inst 704211999 # number of ReadReq miss cycles 531system.cpu.icache.ReadReq_miss_latency::total 704211999 # number of ReadReq miss cycles 532system.cpu.icache.demand_miss_latency::cpu.inst 704211999 # number of demand (read+write) miss cycles 533system.cpu.icache.demand_miss_latency::total 704211999 # number of demand (read+write) miss cycles 534system.cpu.icache.overall_miss_latency::cpu.inst 704211999 # number of overall miss cycles 535system.cpu.icache.overall_miss_latency::total 704211999 # number of overall miss cycles 536system.cpu.icache.ReadReq_accesses::cpu.inst 11689041 # number of ReadReq accesses(hits+misses) 537system.cpu.icache.ReadReq_accesses::total 11689041 # number of ReadReq accesses(hits+misses) 538system.cpu.icache.demand_accesses::cpu.inst 11689041 # number of demand (read+write) accesses 539system.cpu.icache.demand_accesses::total 11689041 # number of demand (read+write) accesses 540system.cpu.icache.overall_accesses::cpu.inst 11689041 # number of overall (read+write) accesses 541system.cpu.icache.overall_accesses::total 11689041 # number of overall (read+write) accesses 542system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.003037 # miss rate for ReadReq accesses 543system.cpu.icache.ReadReq_miss_rate::total 0.003037 # miss rate for ReadReq accesses 544system.cpu.icache.demand_miss_rate::cpu.inst 0.003037 # miss rate for demand accesses 545system.cpu.icache.demand_miss_rate::total 0.003037 # miss rate for demand accesses 546system.cpu.icache.overall_miss_rate::cpu.inst 0.003037 # miss rate for overall accesses 547system.cpu.icache.overall_miss_rate::total 0.003037 # miss rate for overall accesses 548system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19835.840206 # average ReadReq miss latency 549system.cpu.icache.ReadReq_avg_miss_latency::total 19835.840206 # average ReadReq miss latency 550system.cpu.icache.demand_avg_miss_latency::cpu.inst 19835.840206 # average overall miss latency 551system.cpu.icache.demand_avg_miss_latency::total 19835.840206 # average overall miss latency 552system.cpu.icache.overall_avg_miss_latency::cpu.inst 19835.840206 # average overall miss latency 553system.cpu.icache.overall_avg_miss_latency::total 19835.840206 # average overall miss latency 554system.cpu.icache.blocked_cycles::no_mshrs 2125 # number of cycles access was blocked | 515system.cpu.icache.occ_blocks::cpu.inst 1814.278230 # Average occupied blocks per requestor 516system.cpu.icache.occ_percent::cpu.inst 0.885878 # Average percentage of cache occupancy 517system.cpu.icache.occ_percent::total 0.885878 # Average percentage of cache occupancy 518system.cpu.icache.ReadReq_hits::cpu.inst 11645446 # number of ReadReq hits 519system.cpu.icache.ReadReq_hits::total 11645446 # number of ReadReq hits 520system.cpu.icache.demand_hits::cpu.inst 11645446 # number of demand (read+write) hits 521system.cpu.icache.demand_hits::total 11645446 # number of demand (read+write) hits 522system.cpu.icache.overall_hits::cpu.inst 11645446 # number of overall hits 523system.cpu.icache.overall_hits::total 11645446 # number of overall hits 524system.cpu.icache.ReadReq_misses::cpu.inst 34686 # number of ReadReq misses 525system.cpu.icache.ReadReq_misses::total 34686 # number of ReadReq misses 526system.cpu.icache.demand_misses::cpu.inst 34686 # number of demand (read+write) misses 527system.cpu.icache.demand_misses::total 34686 # number of demand (read+write) misses 528system.cpu.icache.overall_misses::cpu.inst 34686 # number of overall misses 529system.cpu.icache.overall_misses::total 34686 # number of overall misses 530system.cpu.icache.ReadReq_miss_latency::cpu.inst 739119000 # number of ReadReq miss cycles 531system.cpu.icache.ReadReq_miss_latency::total 739119000 # number of ReadReq miss cycles 532system.cpu.icache.demand_miss_latency::cpu.inst 739119000 # number of demand (read+write) miss cycles 533system.cpu.icache.demand_miss_latency::total 739119000 # number of demand (read+write) miss cycles 534system.cpu.icache.overall_miss_latency::cpu.inst 739119000 # number of overall miss cycles 535system.cpu.icache.overall_miss_latency::total 739119000 # number of overall miss cycles 536system.cpu.icache.ReadReq_accesses::cpu.inst 11680132 # number of ReadReq accesses(hits+misses) 537system.cpu.icache.ReadReq_accesses::total 11680132 # number of ReadReq accesses(hits+misses) 538system.cpu.icache.demand_accesses::cpu.inst 11680132 # number of demand (read+write) accesses 539system.cpu.icache.demand_accesses::total 11680132 # number of demand (read+write) accesses 540system.cpu.icache.overall_accesses::cpu.inst 11680132 # number of overall (read+write) accesses 541system.cpu.icache.overall_accesses::total 11680132 # number of overall (read+write) accesses 542system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.002970 # miss rate for ReadReq accesses 543system.cpu.icache.ReadReq_miss_rate::total 0.002970 # miss rate for ReadReq accesses 544system.cpu.icache.demand_miss_rate::cpu.inst 0.002970 # miss rate for demand accesses 545system.cpu.icache.demand_miss_rate::total 0.002970 # miss rate for demand accesses 546system.cpu.icache.overall_miss_rate::cpu.inst 0.002970 # miss rate for overall accesses 547system.cpu.icache.overall_miss_rate::total 0.002970 # miss rate for overall accesses 548system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21308.856599 # average ReadReq miss latency 549system.cpu.icache.ReadReq_avg_miss_latency::total 21308.856599 # average ReadReq miss latency 550system.cpu.icache.demand_avg_miss_latency::cpu.inst 21308.856599 # average overall miss latency 551system.cpu.icache.demand_avg_miss_latency::total 21308.856599 # average overall miss latency 552system.cpu.icache.overall_avg_miss_latency::cpu.inst 21308.856599 # average overall miss latency 553system.cpu.icache.overall_avg_miss_latency::total 21308.856599 # average overall miss latency 554system.cpu.icache.blocked_cycles::no_mshrs 761 # number of cycles access was blocked |
| 555system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked | 555system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked |
| 556system.cpu.icache.blocked::no_mshrs 22 # number of cycles access was blocked | 556system.cpu.icache.blocked::no_mshrs 25 # number of cycles access was blocked |
| 557system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked | 557system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked |
| 558system.cpu.icache.avg_blocked_cycles::no_mshrs 96.590909 # average number of cycles each access was blocked | 558system.cpu.icache.avg_blocked_cycles::no_mshrs 30.440000 # average number of cycles each access was blocked |
| 559system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 560system.cpu.icache.fast_writes 0 # number of fast writes performed 561system.cpu.icache.cache_copies 0 # number of cache copies performed | 559system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 560system.cpu.icache.fast_writes 0 # number of fast writes performed 561system.cpu.icache.cache_copies 0 # number of cache copies performed |
| 562system.cpu.icache.ReadReq_mshr_hits::cpu.inst 3638 # number of ReadReq MSHR hits 563system.cpu.icache.ReadReq_mshr_hits::total 3638 # number of ReadReq MSHR hits 564system.cpu.icache.demand_mshr_hits::cpu.inst 3638 # number of demand (read+write) MSHR hits 565system.cpu.icache.demand_mshr_hits::total 3638 # number of demand (read+write) MSHR hits 566system.cpu.icache.overall_mshr_hits::cpu.inst 3638 # number of overall MSHR hits 567system.cpu.icache.overall_mshr_hits::total 3638 # number of overall MSHR hits 568system.cpu.icache.ReadReq_mshr_misses::cpu.inst 31864 # number of ReadReq MSHR misses 569system.cpu.icache.ReadReq_mshr_misses::total 31864 # number of ReadReq MSHR misses 570system.cpu.icache.demand_mshr_misses::cpu.inst 31864 # number of demand (read+write) MSHR misses 571system.cpu.icache.demand_mshr_misses::total 31864 # number of demand (read+write) MSHR misses 572system.cpu.icache.overall_mshr_misses::cpu.inst 31864 # number of overall MSHR misses 573system.cpu.icache.overall_mshr_misses::total 31864 # number of overall MSHR misses 574system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 575585499 # number of ReadReq MSHR miss cycles 575system.cpu.icache.ReadReq_mshr_miss_latency::total 575585499 # number of ReadReq MSHR miss cycles 576system.cpu.icache.demand_mshr_miss_latency::cpu.inst 575585499 # number of demand (read+write) MSHR miss cycles 577system.cpu.icache.demand_mshr_miss_latency::total 575585499 # number of demand (read+write) MSHR miss cycles 578system.cpu.icache.overall_mshr_miss_latency::cpu.inst 575585499 # number of overall MSHR miss cycles 579system.cpu.icache.overall_mshr_miss_latency::total 575585499 # number of overall MSHR miss cycles 580system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.002726 # mshr miss rate for ReadReq accesses 581system.cpu.icache.ReadReq_mshr_miss_rate::total 0.002726 # mshr miss rate for ReadReq accesses 582system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.002726 # mshr miss rate for demand accesses 583system.cpu.icache.demand_mshr_miss_rate::total 0.002726 # mshr miss rate for demand accesses 584system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.002726 # mshr miss rate for overall accesses 585system.cpu.icache.overall_mshr_miss_rate::total 0.002726 # mshr miss rate for overall accesses 586system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18063.818071 # average ReadReq mshr miss latency 587system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18063.818071 # average ReadReq mshr miss latency 588system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18063.818071 # average overall mshr miss latency 589system.cpu.icache.demand_avg_mshr_miss_latency::total 18063.818071 # average overall mshr miss latency 590system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18063.818071 # average overall mshr miss latency 591system.cpu.icache.overall_avg_mshr_miss_latency::total 18063.818071 # average overall mshr miss latency | 562system.cpu.icache.ReadReq_mshr_hits::cpu.inst 3741 # number of ReadReq MSHR hits 563system.cpu.icache.ReadReq_mshr_hits::total 3741 # number of ReadReq MSHR hits 564system.cpu.icache.demand_mshr_hits::cpu.inst 3741 # number of demand (read+write) MSHR hits 565system.cpu.icache.demand_mshr_hits::total 3741 # number of demand (read+write) MSHR hits 566system.cpu.icache.overall_mshr_hits::cpu.inst 3741 # number of overall MSHR hits 567system.cpu.icache.overall_mshr_hits::total 3741 # number of overall MSHR hits 568system.cpu.icache.ReadReq_mshr_misses::cpu.inst 30945 # number of ReadReq MSHR misses 569system.cpu.icache.ReadReq_mshr_misses::total 30945 # number of ReadReq MSHR misses 570system.cpu.icache.demand_mshr_misses::cpu.inst 30945 # number of demand (read+write) MSHR misses 571system.cpu.icache.demand_mshr_misses::total 30945 # number of demand (read+write) MSHR misses 572system.cpu.icache.overall_mshr_misses::cpu.inst 30945 # number of overall MSHR misses 573system.cpu.icache.overall_mshr_misses::total 30945 # number of overall MSHR misses 574system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 600341000 # number of ReadReq MSHR miss cycles 575system.cpu.icache.ReadReq_mshr_miss_latency::total 600341000 # number of ReadReq MSHR miss cycles 576system.cpu.icache.demand_mshr_miss_latency::cpu.inst 600341000 # number of demand (read+write) MSHR miss cycles 577system.cpu.icache.demand_mshr_miss_latency::total 600341000 # number of demand (read+write) MSHR miss cycles 578system.cpu.icache.overall_mshr_miss_latency::cpu.inst 600341000 # number of overall MSHR miss cycles 579system.cpu.icache.overall_mshr_miss_latency::total 600341000 # number of overall MSHR miss cycles 580system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.002649 # mshr miss rate for ReadReq accesses 581system.cpu.icache.ReadReq_mshr_miss_rate::total 0.002649 # mshr miss rate for ReadReq accesses 582system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.002649 # mshr miss rate for demand accesses 583system.cpu.icache.demand_mshr_miss_rate::total 0.002649 # mshr miss rate for demand accesses 584system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.002649 # mshr miss rate for overall accesses 585system.cpu.icache.overall_mshr_miss_rate::total 0.002649 # mshr miss rate for overall accesses 586system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19400.258523 # average ReadReq mshr miss latency 587system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19400.258523 # average ReadReq mshr miss latency 588system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19400.258523 # average overall mshr miss latency 589system.cpu.icache.demand_avg_mshr_miss_latency::total 19400.258523 # average overall mshr miss latency 590system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19400.258523 # average overall mshr miss latency 591system.cpu.icache.overall_avg_mshr_miss_latency::total 19400.258523 # average overall mshr miss latency |
| 592system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate | 592system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate |
| 593system.cpu.l2cache.replacements 95629 # number of replacements 594system.cpu.l2cache.tagsinuse 30144.051156 # Cycle average of tags in use 595system.cpu.l2cache.total_refs 89024 # Total number of references to valid blocks. 596system.cpu.l2cache.sampled_refs 126742 # Sample count of references to valid blocks. 597system.cpu.l2cache.avg_refs 0.702403 # Average number of references to valid blocks. | 593system.cpu.l2cache.replacements 95649 # number of replacements 594system.cpu.l2cache.tagsinuse 30090.049168 # Cycle average of tags in use 595system.cpu.l2cache.total_refs 88124 # Total number of references to valid blocks. 596system.cpu.l2cache.sampled_refs 126758 # Sample count of references to valid blocks. 597system.cpu.l2cache.avg_refs 0.695215 # Average number of references to valid blocks. |
| 598system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. | 598system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. |
| 599system.cpu.l2cache.occ_blocks::writebacks 26895.492569 # Average occupied blocks per requestor 600system.cpu.l2cache.occ_blocks::cpu.inst 1376.193192 # Average occupied blocks per requestor 601system.cpu.l2cache.occ_blocks::cpu.data 1872.365396 # Average occupied blocks per requestor 602system.cpu.l2cache.occ_percent::writebacks 0.820785 # Average percentage of cache occupancy 603system.cpu.l2cache.occ_percent::cpu.inst 0.041998 # Average percentage of cache occupancy 604system.cpu.l2cache.occ_percent::cpu.data 0.057140 # Average percentage of cache occupancy 605system.cpu.l2cache.occ_percent::total 0.919923 # Average percentage of cache occupancy 606system.cpu.l2cache.ReadReq_hits::cpu.inst 26680 # number of ReadReq hits 607system.cpu.l2cache.ReadReq_hits::cpu.data 33529 # number of ReadReq hits 608system.cpu.l2cache.ReadReq_hits::total 60209 # number of ReadReq hits 609system.cpu.l2cache.Writeback_hits::writebacks 129085 # number of Writeback hits 610system.cpu.l2cache.Writeback_hits::total 129085 # number of Writeback hits 611system.cpu.l2cache.UpgradeReq_hits::cpu.data 17 # number of UpgradeReq hits 612system.cpu.l2cache.UpgradeReq_hits::total 17 # number of UpgradeReq hits 613system.cpu.l2cache.ReadExReq_hits::cpu.data 4762 # number of ReadExReq hits 614system.cpu.l2cache.ReadExReq_hits::total 4762 # number of ReadExReq hits 615system.cpu.l2cache.demand_hits::cpu.inst 26680 # number of demand (read+write) hits 616system.cpu.l2cache.demand_hits::cpu.data 38291 # number of demand (read+write) hits 617system.cpu.l2cache.demand_hits::total 64971 # number of demand (read+write) hits 618system.cpu.l2cache.overall_hits::cpu.inst 26680 # number of overall hits 619system.cpu.l2cache.overall_hits::cpu.data 38291 # number of overall hits 620system.cpu.l2cache.overall_hits::total 64971 # number of overall hits 621system.cpu.l2cache.ReadReq_misses::cpu.inst 4675 # number of ReadReq misses 622system.cpu.l2cache.ReadReq_misses::cpu.data 21899 # number of ReadReq misses 623system.cpu.l2cache.ReadReq_misses::total 26574 # number of ReadReq misses 624system.cpu.l2cache.UpgradeReq_misses::cpu.data 322 # number of UpgradeReq misses 625system.cpu.l2cache.UpgradeReq_misses::total 322 # number of UpgradeReq misses 626system.cpu.l2cache.ReadExReq_misses::cpu.data 102258 # number of ReadExReq misses 627system.cpu.l2cache.ReadExReq_misses::total 102258 # number of ReadExReq misses 628system.cpu.l2cache.demand_misses::cpu.inst 4675 # number of demand (read+write) misses 629system.cpu.l2cache.demand_misses::cpu.data 124157 # number of demand (read+write) misses 630system.cpu.l2cache.demand_misses::total 128832 # number of demand (read+write) misses 631system.cpu.l2cache.overall_misses::cpu.inst 4675 # number of overall misses 632system.cpu.l2cache.overall_misses::cpu.data 124157 # number of overall misses 633system.cpu.l2cache.overall_misses::total 128832 # number of overall misses 634system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 276010000 # number of ReadReq miss cycles 635system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1652820000 # number of ReadReq miss cycles 636system.cpu.l2cache.ReadReq_miss_latency::total 1928830000 # number of ReadReq miss cycles 637system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 22500 # number of UpgradeReq miss cycles 638system.cpu.l2cache.UpgradeReq_miss_latency::total 22500 # number of UpgradeReq miss cycles 639system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8120181000 # number of ReadExReq miss cycles 640system.cpu.l2cache.ReadExReq_miss_latency::total 8120181000 # number of ReadExReq miss cycles 641system.cpu.l2cache.demand_miss_latency::cpu.inst 276010000 # number of demand (read+write) miss cycles 642system.cpu.l2cache.demand_miss_latency::cpu.data 9773001000 # number of demand (read+write) miss cycles 643system.cpu.l2cache.demand_miss_latency::total 10049011000 # number of demand (read+write) miss cycles 644system.cpu.l2cache.overall_miss_latency::cpu.inst 276010000 # number of overall miss cycles 645system.cpu.l2cache.overall_miss_latency::cpu.data 9773001000 # number of overall miss cycles 646system.cpu.l2cache.overall_miss_latency::total 10049011000 # number of overall miss cycles 647system.cpu.l2cache.ReadReq_accesses::cpu.inst 31355 # number of ReadReq accesses(hits+misses) 648system.cpu.l2cache.ReadReq_accesses::cpu.data 55428 # number of ReadReq accesses(hits+misses) 649system.cpu.l2cache.ReadReq_accesses::total 86783 # number of ReadReq accesses(hits+misses) 650system.cpu.l2cache.Writeback_accesses::writebacks 129085 # number of Writeback accesses(hits+misses) 651system.cpu.l2cache.Writeback_accesses::total 129085 # number of Writeback accesses(hits+misses) 652system.cpu.l2cache.UpgradeReq_accesses::cpu.data 339 # number of UpgradeReq accesses(hits+misses) 653system.cpu.l2cache.UpgradeReq_accesses::total 339 # number of UpgradeReq accesses(hits+misses) 654system.cpu.l2cache.ReadExReq_accesses::cpu.data 107020 # number of ReadExReq accesses(hits+misses) 655system.cpu.l2cache.ReadExReq_accesses::total 107020 # number of ReadExReq accesses(hits+misses) 656system.cpu.l2cache.demand_accesses::cpu.inst 31355 # number of demand (read+write) accesses 657system.cpu.l2cache.demand_accesses::cpu.data 162448 # number of demand (read+write) accesses 658system.cpu.l2cache.demand_accesses::total 193803 # number of demand (read+write) accesses 659system.cpu.l2cache.overall_accesses::cpu.inst 31355 # number of overall (read+write) accesses 660system.cpu.l2cache.overall_accesses::cpu.data 162448 # number of overall (read+write) accesses 661system.cpu.l2cache.overall_accesses::total 193803 # number of overall (read+write) accesses 662system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.149099 # miss rate for ReadReq accesses 663system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.395089 # miss rate for ReadReq accesses 664system.cpu.l2cache.ReadReq_miss_rate::total 0.306212 # miss rate for ReadReq accesses 665system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.949853 # miss rate for UpgradeReq accesses 666system.cpu.l2cache.UpgradeReq_miss_rate::total 0.949853 # miss rate for UpgradeReq accesses 667system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955504 # miss rate for ReadExReq accesses 668system.cpu.l2cache.ReadExReq_miss_rate::total 0.955504 # miss rate for ReadExReq accesses 669system.cpu.l2cache.demand_miss_rate::cpu.inst 0.149099 # miss rate for demand accesses 670system.cpu.l2cache.demand_miss_rate::cpu.data 0.764288 # miss rate for demand accesses 671system.cpu.l2cache.demand_miss_rate::total 0.664758 # miss rate for demand accesses 672system.cpu.l2cache.overall_miss_rate::cpu.inst 0.149099 # miss rate for overall accesses 673system.cpu.l2cache.overall_miss_rate::cpu.data 0.764288 # miss rate for overall accesses 674system.cpu.l2cache.overall_miss_rate::total 0.664758 # miss rate for overall accesses 675system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 59039.572193 # average ReadReq miss latency 676system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75474.679209 # average ReadReq miss latency 677system.cpu.l2cache.ReadReq_avg_miss_latency::total 72583.352149 # average ReadReq miss latency 678system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 69.875776 # average UpgradeReq miss latency 679system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 69.875776 # average UpgradeReq miss latency 680system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79408.760195 # average ReadExReq miss latency 681system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79408.760195 # average ReadExReq miss latency 682system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59039.572193 # average overall miss latency 683system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78714.861023 # average overall miss latency 684system.cpu.l2cache.demand_avg_miss_latency::total 78000.892635 # average overall miss latency 685system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59039.572193 # average overall miss latency 686system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78714.861023 # average overall miss latency 687system.cpu.l2cache.overall_avg_miss_latency::total 78000.892635 # average overall miss latency | 599system.cpu.l2cache.occ_blocks::writebacks 26935.644891 # Average occupied blocks per requestor 600system.cpu.l2cache.occ_blocks::cpu.inst 1374.538058 # Average occupied blocks per requestor 601system.cpu.l2cache.occ_blocks::cpu.data 1779.866218 # Average occupied blocks per requestor 602system.cpu.l2cache.occ_percent::writebacks 0.822011 # Average percentage of cache occupancy 603system.cpu.l2cache.occ_percent::cpu.inst 0.041948 # Average percentage of cache occupancy 604system.cpu.l2cache.occ_percent::cpu.data 0.054317 # Average percentage of cache occupancy 605system.cpu.l2cache.occ_percent::total 0.918275 # Average percentage of cache occupancy 606system.cpu.l2cache.ReadReq_hits::cpu.inst 25825 # number of ReadReq hits 607system.cpu.l2cache.ReadReq_hits::cpu.data 33460 # number of ReadReq hits 608system.cpu.l2cache.ReadReq_hits::total 59285 # number of ReadReq hits 609system.cpu.l2cache.Writeback_hits::writebacks 129109 # number of Writeback hits 610system.cpu.l2cache.Writeback_hits::total 129109 # number of Writeback hits 611system.cpu.l2cache.UpgradeReq_hits::cpu.data 20 # number of UpgradeReq hits 612system.cpu.l2cache.UpgradeReq_hits::total 20 # number of UpgradeReq hits 613system.cpu.l2cache.ReadExReq_hits::cpu.data 4785 # number of ReadExReq hits 614system.cpu.l2cache.ReadExReq_hits::total 4785 # number of ReadExReq hits 615system.cpu.l2cache.demand_hits::cpu.inst 25825 # number of demand (read+write) hits 616system.cpu.l2cache.demand_hits::cpu.data 38245 # number of demand (read+write) hits 617system.cpu.l2cache.demand_hits::total 64070 # number of demand (read+write) hits 618system.cpu.l2cache.overall_hits::cpu.inst 25825 # number of overall hits 619system.cpu.l2cache.overall_hits::cpu.data 38245 # number of overall hits 620system.cpu.l2cache.overall_hits::total 64070 # number of overall hits 621system.cpu.l2cache.ReadReq_misses::cpu.inst 4676 # number of ReadReq misses 622system.cpu.l2cache.ReadReq_misses::cpu.data 21922 # number of ReadReq misses 623system.cpu.l2cache.ReadReq_misses::total 26598 # number of ReadReq misses 624system.cpu.l2cache.UpgradeReq_misses::cpu.data 312 # number of UpgradeReq misses 625system.cpu.l2cache.UpgradeReq_misses::total 312 # number of UpgradeReq misses 626system.cpu.l2cache.ReadExReq_misses::cpu.data 102257 # number of ReadExReq misses 627system.cpu.l2cache.ReadExReq_misses::total 102257 # number of ReadExReq misses 628system.cpu.l2cache.demand_misses::cpu.inst 4676 # number of demand (read+write) misses 629system.cpu.l2cache.demand_misses::cpu.data 124179 # number of demand (read+write) misses 630system.cpu.l2cache.demand_misses::total 128855 # number of demand (read+write) misses 631system.cpu.l2cache.overall_misses::cpu.inst 4676 # number of overall misses 632system.cpu.l2cache.overall_misses::cpu.data 124179 # number of overall misses 633system.cpu.l2cache.overall_misses::total 128855 # number of overall misses 634system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 310311500 # number of ReadReq miss cycles 635system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1482845500 # number of ReadReq miss cycles 636system.cpu.l2cache.ReadReq_miss_latency::total 1793157000 # number of ReadReq miss cycles 637system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23000 # number of UpgradeReq miss cycles 638system.cpu.l2cache.UpgradeReq_miss_latency::total 23000 # number of UpgradeReq miss cycles 639system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6640773000 # number of ReadExReq miss cycles 640system.cpu.l2cache.ReadExReq_miss_latency::total 6640773000 # number of ReadExReq miss cycles 641system.cpu.l2cache.demand_miss_latency::cpu.inst 310311500 # number of demand (read+write) miss cycles 642system.cpu.l2cache.demand_miss_latency::cpu.data 8123618500 # number of demand (read+write) miss cycles 643system.cpu.l2cache.demand_miss_latency::total 8433930000 # number of demand (read+write) miss cycles 644system.cpu.l2cache.overall_miss_latency::cpu.inst 310311500 # number of overall miss cycles 645system.cpu.l2cache.overall_miss_latency::cpu.data 8123618500 # number of overall miss cycles 646system.cpu.l2cache.overall_miss_latency::total 8433930000 # number of overall miss cycles 647system.cpu.l2cache.ReadReq_accesses::cpu.inst 30501 # number of ReadReq accesses(hits+misses) 648system.cpu.l2cache.ReadReq_accesses::cpu.data 55382 # number of ReadReq accesses(hits+misses) 649system.cpu.l2cache.ReadReq_accesses::total 85883 # number of ReadReq accesses(hits+misses) 650system.cpu.l2cache.Writeback_accesses::writebacks 129109 # number of Writeback accesses(hits+misses) 651system.cpu.l2cache.Writeback_accesses::total 129109 # number of Writeback accesses(hits+misses) 652system.cpu.l2cache.UpgradeReq_accesses::cpu.data 332 # number of UpgradeReq accesses(hits+misses) 653system.cpu.l2cache.UpgradeReq_accesses::total 332 # number of UpgradeReq accesses(hits+misses) 654system.cpu.l2cache.ReadExReq_accesses::cpu.data 107042 # number of ReadExReq accesses(hits+misses) 655system.cpu.l2cache.ReadExReq_accesses::total 107042 # number of ReadExReq accesses(hits+misses) 656system.cpu.l2cache.demand_accesses::cpu.inst 30501 # number of demand (read+write) accesses 657system.cpu.l2cache.demand_accesses::cpu.data 162424 # number of demand (read+write) accesses 658system.cpu.l2cache.demand_accesses::total 192925 # number of demand (read+write) accesses 659system.cpu.l2cache.overall_accesses::cpu.inst 30501 # number of overall (read+write) accesses 660system.cpu.l2cache.overall_accesses::cpu.data 162424 # number of overall (read+write) accesses 661system.cpu.l2cache.overall_accesses::total 192925 # number of overall (read+write) accesses 662system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.153306 # miss rate for ReadReq accesses 663system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.395833 # miss rate for ReadReq accesses 664system.cpu.l2cache.ReadReq_miss_rate::total 0.309700 # miss rate for ReadReq accesses 665system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.939759 # miss rate for UpgradeReq accesses 666system.cpu.l2cache.UpgradeReq_miss_rate::total 0.939759 # miss rate for UpgradeReq accesses 667system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955298 # miss rate for ReadExReq accesses 668system.cpu.l2cache.ReadExReq_miss_rate::total 0.955298 # miss rate for ReadExReq accesses 669system.cpu.l2cache.demand_miss_rate::cpu.inst 0.153306 # miss rate for demand accesses 670system.cpu.l2cache.demand_miss_rate::cpu.data 0.764536 # miss rate for demand accesses 671system.cpu.l2cache.demand_miss_rate::total 0.667902 # miss rate for demand accesses 672system.cpu.l2cache.overall_miss_rate::cpu.inst 0.153306 # miss rate for overall accesses 673system.cpu.l2cache.overall_miss_rate::cpu.data 0.764536 # miss rate for overall accesses 674system.cpu.l2cache.overall_miss_rate::total 0.667902 # miss rate for overall accesses 675system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 66362.596236 # average ReadReq miss latency 676system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 67641.889426 # average ReadReq miss latency 677system.cpu.l2cache.ReadReq_avg_miss_latency::total 67416.986240 # average ReadReq miss latency 678system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 73.717949 # average UpgradeReq miss latency 679system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 73.717949 # average UpgradeReq miss latency 680system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 64941.989301 # average ReadExReq miss latency 681system.cpu.l2cache.ReadExReq_avg_miss_latency::total 64941.989301 # average ReadExReq miss latency 682system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66362.596236 # average overall miss latency 683system.cpu.l2cache.demand_avg_miss_latency::cpu.data 65418.617480 # average overall miss latency 684system.cpu.l2cache.demand_avg_miss_latency::total 65452.873385 # average overall miss latency 685system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66362.596236 # average overall miss latency 686system.cpu.l2cache.overall_avg_miss_latency::cpu.data 65418.617480 # average overall miss latency 687system.cpu.l2cache.overall_avg_miss_latency::total 65452.873385 # average overall miss latency |
| 688system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 689system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 690system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 691system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 692system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 693system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 694system.cpu.l2cache.fast_writes 0 # number of fast writes performed 695system.cpu.l2cache.cache_copies 0 # number of cache copies performed | 688system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 689system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 690system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 691system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 692system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 693system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 694system.cpu.l2cache.fast_writes 0 # number of fast writes performed 695system.cpu.l2cache.cache_copies 0 # number of cache copies performed |
| 696system.cpu.l2cache.writebacks::writebacks 83947 # number of writebacks 697system.cpu.l2cache.writebacks::total 83947 # number of writebacks 698system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 17 # number of ReadReq MSHR hits 699system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 55 # number of ReadReq MSHR hits 700system.cpu.l2cache.ReadReq_mshr_hits::total 72 # number of ReadReq MSHR hits 701system.cpu.l2cache.demand_mshr_hits::cpu.inst 17 # number of demand (read+write) MSHR hits 702system.cpu.l2cache.demand_mshr_hits::cpu.data 55 # number of demand (read+write) MSHR hits 703system.cpu.l2cache.demand_mshr_hits::total 72 # number of demand (read+write) MSHR hits 704system.cpu.l2cache.overall_mshr_hits::cpu.inst 17 # number of overall MSHR hits 705system.cpu.l2cache.overall_mshr_hits::cpu.data 55 # number of overall MSHR hits 706system.cpu.l2cache.overall_mshr_hits::total 72 # number of overall MSHR hits 707system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 4658 # number of ReadReq MSHR misses 708system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 21844 # number of ReadReq MSHR misses 709system.cpu.l2cache.ReadReq_mshr_misses::total 26502 # number of ReadReq MSHR misses 710system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 322 # number of UpgradeReq MSHR misses 711system.cpu.l2cache.UpgradeReq_mshr_misses::total 322 # number of UpgradeReq MSHR misses 712system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102258 # number of ReadExReq MSHR misses 713system.cpu.l2cache.ReadExReq_mshr_misses::total 102258 # number of ReadExReq MSHR misses 714system.cpu.l2cache.demand_mshr_misses::cpu.inst 4658 # number of demand (read+write) MSHR misses 715system.cpu.l2cache.demand_mshr_misses::cpu.data 124102 # number of demand (read+write) MSHR misses 716system.cpu.l2cache.demand_mshr_misses::total 128760 # number of demand (read+write) MSHR misses 717system.cpu.l2cache.overall_mshr_misses::cpu.inst 4658 # number of overall MSHR misses 718system.cpu.l2cache.overall_mshr_misses::cpu.data 124102 # number of overall MSHR misses 719system.cpu.l2cache.overall_mshr_misses::total 128760 # number of overall MSHR misses 720system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 216322911 # number of ReadReq MSHR miss cycles 721system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1377962821 # number of ReadReq MSHR miss cycles 722system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1594285732 # number of ReadReq MSHR miss cycles 723system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 3234820 # number of UpgradeReq MSHR miss cycles 724system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 3234820 # number of UpgradeReq MSHR miss cycles 725system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6849492072 # number of ReadExReq MSHR miss cycles 726system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6849492072 # number of ReadExReq MSHR miss cycles 727system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 216322911 # number of demand (read+write) MSHR miss cycles 728system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8227454893 # number of demand (read+write) MSHR miss cycles 729system.cpu.l2cache.demand_mshr_miss_latency::total 8443777804 # number of demand (read+write) MSHR miss cycles 730system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 216322911 # number of overall MSHR miss cycles 731system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8227454893 # number of overall MSHR miss cycles 732system.cpu.l2cache.overall_mshr_miss_latency::total 8443777804 # number of overall MSHR miss cycles 733system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.148557 # mshr miss rate for ReadReq accesses 734system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.394097 # mshr miss rate for ReadReq accesses 735system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.305382 # mshr miss rate for ReadReq accesses 736system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.949853 # mshr miss rate for UpgradeReq accesses 737system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.949853 # mshr miss rate for UpgradeReq accesses 738system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955504 # mshr miss rate for ReadExReq accesses 739system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955504 # mshr miss rate for ReadExReq accesses 740system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.148557 # mshr miss rate for demand accesses 741system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.763949 # mshr miss rate for demand accesses 742system.cpu.l2cache.demand_mshr_miss_rate::total 0.664386 # mshr miss rate for demand accesses 743system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.148557 # mshr miss rate for overall accesses 744system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.763949 # mshr miss rate for overall accesses 745system.cpu.l2cache.overall_mshr_miss_rate::total 0.664386 # mshr miss rate for overall accesses 746system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 46441.157364 # average ReadReq mshr miss latency 747system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63081.982283 # average ReadReq mshr miss latency 748system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60157.185571 # average ReadReq mshr miss latency 749system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10046.024845 # average UpgradeReq mshr miss latency 750system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10046.024845 # average UpgradeReq mshr miss latency 751system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66982.456844 # average ReadExReq mshr miss latency 752system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66982.456844 # average ReadExReq mshr miss latency 753system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 46441.157364 # average overall mshr miss latency 754system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66295.908954 # average overall mshr miss latency 755system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65577.646816 # average overall mshr miss latency 756system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 46441.157364 # average overall mshr miss latency 757system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66295.908954 # average overall mshr miss latency 758system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65577.646816 # average overall mshr miss latency | 696system.cpu.l2cache.writebacks::writebacks 83944 # number of writebacks 697system.cpu.l2cache.writebacks::total 83944 # number of writebacks 698system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 15 # number of ReadReq MSHR hits 699system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits 700system.cpu.l2cache.ReadReq_mshr_hits::total 76 # number of ReadReq MSHR hits 701system.cpu.l2cache.demand_mshr_hits::cpu.inst 15 # number of demand (read+write) MSHR hits 702system.cpu.l2cache.demand_mshr_hits::cpu.data 61 # number of demand (read+write) MSHR hits 703system.cpu.l2cache.demand_mshr_hits::total 76 # number of demand (read+write) MSHR hits 704system.cpu.l2cache.overall_mshr_hits::cpu.inst 15 # number of overall MSHR hits 705system.cpu.l2cache.overall_mshr_hits::cpu.data 61 # number of overall MSHR hits 706system.cpu.l2cache.overall_mshr_hits::total 76 # number of overall MSHR hits 707system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 4661 # number of ReadReq MSHR misses 708system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 21861 # number of ReadReq MSHR misses 709system.cpu.l2cache.ReadReq_mshr_misses::total 26522 # number of ReadReq MSHR misses 710system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 312 # number of UpgradeReq MSHR misses 711system.cpu.l2cache.UpgradeReq_mshr_misses::total 312 # number of UpgradeReq MSHR misses 712system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102257 # number of ReadExReq MSHR misses 713system.cpu.l2cache.ReadExReq_mshr_misses::total 102257 # number of ReadExReq MSHR misses 714system.cpu.l2cache.demand_mshr_misses::cpu.inst 4661 # number of demand (read+write) MSHR misses 715system.cpu.l2cache.demand_mshr_misses::cpu.data 124118 # number of demand (read+write) MSHR misses 716system.cpu.l2cache.demand_mshr_misses::total 128779 # number of demand (read+write) MSHR misses 717system.cpu.l2cache.overall_mshr_misses::cpu.inst 4661 # number of overall MSHR misses 718system.cpu.l2cache.overall_mshr_misses::cpu.data 124118 # number of overall MSHR misses 719system.cpu.l2cache.overall_mshr_misses::total 128779 # number of overall MSHR misses 720system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 251333698 # number of ReadReq MSHR miss cycles 721system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1209966181 # number of ReadReq MSHR miss cycles 722system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1461299879 # number of ReadReq MSHR miss cycles 723system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 3131809 # number of UpgradeReq MSHR miss cycles 724system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 3131809 # number of UpgradeReq MSHR miss cycles 725system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5384861495 # number of ReadExReq MSHR miss cycles 726system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5384861495 # number of ReadExReq MSHR miss cycles 727system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 251333698 # number of demand (read+write) MSHR miss cycles 728system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6594827676 # number of demand (read+write) MSHR miss cycles 729system.cpu.l2cache.demand_mshr_miss_latency::total 6846161374 # number of demand (read+write) MSHR miss cycles 730system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 251333698 # number of overall MSHR miss cycles 731system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6594827676 # number of overall MSHR miss cycles 732system.cpu.l2cache.overall_mshr_miss_latency::total 6846161374 # number of overall MSHR miss cycles 733system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.152815 # mshr miss rate for ReadReq accesses 734system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.394731 # mshr miss rate for ReadReq accesses 735system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.308815 # mshr miss rate for ReadReq accesses 736system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.939759 # mshr miss rate for UpgradeReq accesses 737system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.939759 # mshr miss rate for UpgradeReq accesses 738system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955298 # mshr miss rate for ReadExReq accesses 739system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955298 # mshr miss rate for ReadExReq accesses 740system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.152815 # mshr miss rate for demand accesses 741system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.764160 # mshr miss rate for demand accesses 742system.cpu.l2cache.demand_mshr_miss_rate::total 0.667508 # mshr miss rate for demand accesses 743system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.152815 # mshr miss rate for overall accesses 744system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.764160 # mshr miss rate for overall accesses 745system.cpu.l2cache.overall_mshr_miss_rate::total 0.667508 # mshr miss rate for overall accesses 746system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 53922.698563 # average ReadReq mshr miss latency 747system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 55348.162527 # average ReadReq mshr miss latency 748system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 55097.650215 # average ReadReq mshr miss latency 749system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10037.849359 # average UpgradeReq mshr miss latency 750system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10037.849359 # average UpgradeReq mshr miss latency 751system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 52660.077012 # average ReadExReq mshr miss latency 752system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 52660.077012 # average ReadExReq mshr miss latency 753system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 53922.698563 # average overall mshr miss latency 754system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 53133.531607 # average overall mshr miss latency 755system.cpu.l2cache.demand_avg_mshr_miss_latency::total 53162.094550 # average overall mshr miss latency 756system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 53922.698563 # average overall mshr miss latency 757system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 53133.531607 # average overall mshr miss latency 758system.cpu.l2cache.overall_avg_mshr_miss_latency::total 53162.094550 # average overall mshr miss latency |
| 759system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate | 759system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate |
| 760system.cpu.dcache.replacements 158352 # number of replacements 761system.cpu.dcache.tagsinuse 4073.285602 # Cycle average of tags in use 762system.cpu.dcache.total_refs 44355767 # Total number of references to valid blocks. 763system.cpu.dcache.sampled_refs 162448 # Sample count of references to valid blocks. 764system.cpu.dcache.avg_refs 273.045941 # Average number of references to valid blocks. 765system.cpu.dcache.warmup_cycle 278219000 # Cycle when the warmup percentage was hit. 766system.cpu.dcache.occ_blocks::cpu.data 4073.285602 # Average occupied blocks per requestor 767system.cpu.dcache.occ_percent::cpu.data 0.994454 # Average percentage of cache occupancy 768system.cpu.dcache.occ_percent::total 0.994454 # Average percentage of cache occupancy 769system.cpu.dcache.ReadReq_hits::cpu.data 26058145 # number of ReadReq hits 770system.cpu.dcache.ReadReq_hits::total 26058145 # number of ReadReq hits 771system.cpu.dcache.WriteReq_hits::cpu.data 18265070 # number of WriteReq hits 772system.cpu.dcache.WriteReq_hits::total 18265070 # number of WriteReq hits 773system.cpu.dcache.LoadLockedReq_hits::cpu.data 15998 # number of LoadLockedReq hits 774system.cpu.dcache.LoadLockedReq_hits::total 15998 # number of LoadLockedReq hits | 760system.cpu.dcache.replacements 158328 # number of replacements 761system.cpu.dcache.tagsinuse 4072.315266 # Cycle average of tags in use 762system.cpu.dcache.total_refs 44370475 # Total number of references to valid blocks. 763system.cpu.dcache.sampled_refs 162424 # Sample count of references to valid blocks. 764system.cpu.dcache.avg_refs 273.176840 # Average number of references to valid blocks. 765system.cpu.dcache.warmup_cycle 284606000 # Cycle when the warmup percentage was hit. 766system.cpu.dcache.occ_blocks::cpu.data 4072.315266 # Average occupied blocks per requestor 767system.cpu.dcache.occ_percent::cpu.data 0.994218 # Average percentage of cache occupancy 768system.cpu.dcache.occ_percent::total 0.994218 # Average percentage of cache occupancy 769system.cpu.dcache.ReadReq_hits::cpu.data 26070698 # number of ReadReq hits 770system.cpu.dcache.ReadReq_hits::total 26070698 # number of ReadReq hits 771system.cpu.dcache.WriteReq_hits::cpu.data 18267224 # number of WriteReq hits 772system.cpu.dcache.WriteReq_hits::total 18267224 # number of WriteReq hits 773system.cpu.dcache.LoadLockedReq_hits::cpu.data 15981 # number of LoadLockedReq hits 774system.cpu.dcache.LoadLockedReq_hits::total 15981 # number of LoadLockedReq hits |
| 775system.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits 776system.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits | 775system.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits 776system.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits |
| 777system.cpu.dcache.demand_hits::cpu.data 44323215 # number of demand (read+write) hits 778system.cpu.dcache.demand_hits::total 44323215 # number of demand (read+write) hits 779system.cpu.dcache.overall_hits::cpu.data 44323215 # number of overall hits 780system.cpu.dcache.overall_hits::total 44323215 # number of overall hits 781system.cpu.dcache.ReadReq_misses::cpu.data 124984 # number of ReadReq misses 782system.cpu.dcache.ReadReq_misses::total 124984 # number of ReadReq misses 783system.cpu.dcache.WriteReq_misses::cpu.data 1584831 # number of WriteReq misses 784system.cpu.dcache.WriteReq_misses::total 1584831 # number of WriteReq misses 785system.cpu.dcache.LoadLockedReq_misses::cpu.data 41 # number of LoadLockedReq misses 786system.cpu.dcache.LoadLockedReq_misses::total 41 # number of LoadLockedReq misses 787system.cpu.dcache.demand_misses::cpu.data 1709815 # number of demand (read+write) misses 788system.cpu.dcache.demand_misses::total 1709815 # number of demand (read+write) misses 789system.cpu.dcache.overall_misses::cpu.data 1709815 # number of overall misses 790system.cpu.dcache.overall_misses::total 1709815 # number of overall misses 791system.cpu.dcache.ReadReq_miss_latency::cpu.data 4634379500 # number of ReadReq miss cycles 792system.cpu.dcache.ReadReq_miss_latency::total 4634379500 # number of ReadReq miss cycles 793system.cpu.dcache.WriteReq_miss_latency::cpu.data 120528782979 # number of WriteReq miss cycles 794system.cpu.dcache.WriteReq_miss_latency::total 120528782979 # number of WriteReq miss cycles 795system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 848000 # number of LoadLockedReq miss cycles 796system.cpu.dcache.LoadLockedReq_miss_latency::total 848000 # number of LoadLockedReq miss cycles 797system.cpu.dcache.demand_miss_latency::cpu.data 125163162479 # number of demand (read+write) miss cycles 798system.cpu.dcache.demand_miss_latency::total 125163162479 # number of demand (read+write) miss cycles 799system.cpu.dcache.overall_miss_latency::cpu.data 125163162479 # number of overall miss cycles 800system.cpu.dcache.overall_miss_latency::total 125163162479 # number of overall miss cycles 801system.cpu.dcache.ReadReq_accesses::cpu.data 26183129 # number of ReadReq accesses(hits+misses) 802system.cpu.dcache.ReadReq_accesses::total 26183129 # number of ReadReq accesses(hits+misses) | 777system.cpu.dcache.demand_hits::cpu.data 44337922 # number of demand (read+write) hits 778system.cpu.dcache.demand_hits::total 44337922 # number of demand (read+write) hits 779system.cpu.dcache.overall_hits::cpu.data 44337922 # number of overall hits 780system.cpu.dcache.overall_hits::total 44337922 # number of overall hits 781system.cpu.dcache.ReadReq_misses::cpu.data 124470 # number of ReadReq misses 782system.cpu.dcache.ReadReq_misses::total 124470 # number of ReadReq misses 783system.cpu.dcache.WriteReq_misses::cpu.data 1582677 # number of WriteReq misses 784system.cpu.dcache.WriteReq_misses::total 1582677 # number of WriteReq misses 785system.cpu.dcache.LoadLockedReq_misses::cpu.data 45 # number of LoadLockedReq misses 786system.cpu.dcache.LoadLockedReq_misses::total 45 # number of LoadLockedReq misses 787system.cpu.dcache.demand_misses::cpu.data 1707147 # number of demand (read+write) misses 788system.cpu.dcache.demand_misses::total 1707147 # number of demand (read+write) misses 789system.cpu.dcache.overall_misses::cpu.data 1707147 # number of overall misses 790system.cpu.dcache.overall_misses::total 1707147 # number of overall misses 791system.cpu.dcache.ReadReq_miss_latency::cpu.data 4247957000 # number of ReadReq miss cycles 792system.cpu.dcache.ReadReq_miss_latency::total 4247957000 # number of ReadReq miss cycles 793system.cpu.dcache.WriteReq_miss_latency::cpu.data 98254010480 # number of WriteReq miss cycles 794system.cpu.dcache.WriteReq_miss_latency::total 98254010480 # number of WriteReq miss cycles 795system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 892500 # number of LoadLockedReq miss cycles 796system.cpu.dcache.LoadLockedReq_miss_latency::total 892500 # number of LoadLockedReq miss cycles 797system.cpu.dcache.demand_miss_latency::cpu.data 102501967480 # number of demand (read+write) miss cycles 798system.cpu.dcache.demand_miss_latency::total 102501967480 # number of demand (read+write) miss cycles 799system.cpu.dcache.overall_miss_latency::cpu.data 102501967480 # number of overall miss cycles 800system.cpu.dcache.overall_miss_latency::total 102501967480 # number of overall miss cycles 801system.cpu.dcache.ReadReq_accesses::cpu.data 26195168 # number of ReadReq accesses(hits+misses) 802system.cpu.dcache.ReadReq_accesses::total 26195168 # number of ReadReq accesses(hits+misses) |
| 803system.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses) 804system.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses) | 803system.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses) 804system.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses) |
| 805system.cpu.dcache.LoadLockedReq_accesses::cpu.data 16039 # number of LoadLockedReq accesses(hits+misses) 806system.cpu.dcache.LoadLockedReq_accesses::total 16039 # number of LoadLockedReq accesses(hits+misses) | 805system.cpu.dcache.LoadLockedReq_accesses::cpu.data 16026 # number of LoadLockedReq accesses(hits+misses) 806system.cpu.dcache.LoadLockedReq_accesses::total 16026 # number of LoadLockedReq accesses(hits+misses) |
| 807system.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses) 808system.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses) | 807system.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses) 808system.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses) |
| 809system.cpu.dcache.demand_accesses::cpu.data 46033030 # number of demand (read+write) accesses 810system.cpu.dcache.demand_accesses::total 46033030 # number of demand (read+write) accesses 811system.cpu.dcache.overall_accesses::cpu.data 46033030 # number of overall (read+write) accesses 812system.cpu.dcache.overall_accesses::total 46033030 # number of overall (read+write) accesses 813system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004773 # miss rate for ReadReq accesses 814system.cpu.dcache.ReadReq_miss_rate::total 0.004773 # miss rate for ReadReq accesses 815system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.079841 # miss rate for WriteReq accesses 816system.cpu.dcache.WriteReq_miss_rate::total 0.079841 # miss rate for WriteReq accesses 817system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002556 # miss rate for LoadLockedReq accesses 818system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002556 # miss rate for LoadLockedReq accesses 819system.cpu.dcache.demand_miss_rate::cpu.data 0.037143 # miss rate for demand accesses 820system.cpu.dcache.demand_miss_rate::total 0.037143 # miss rate for demand accesses 821system.cpu.dcache.overall_miss_rate::cpu.data 0.037143 # miss rate for overall accesses 822system.cpu.dcache.overall_miss_rate::total 0.037143 # miss rate for overall accesses 823system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37079.782212 # average ReadReq miss latency 824system.cpu.dcache.ReadReq_avg_miss_latency::total 37079.782212 # average ReadReq miss latency 825system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76051.505163 # average WriteReq miss latency 826system.cpu.dcache.WriteReq_avg_miss_latency::total 76051.505163 # average WriteReq miss latency 827system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 20682.926829 # average LoadLockedReq miss latency 828system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20682.926829 # average LoadLockedReq miss latency 829system.cpu.dcache.demand_avg_miss_latency::cpu.data 73202.751455 # average overall miss latency 830system.cpu.dcache.demand_avg_miss_latency::total 73202.751455 # average overall miss latency 831system.cpu.dcache.overall_avg_miss_latency::cpu.data 73202.751455 # average overall miss latency 832system.cpu.dcache.overall_avg_miss_latency::total 73202.751455 # average overall miss latency 833system.cpu.dcache.blocked_cycles::no_mshrs 3167 # number of cycles access was blocked 834system.cpu.dcache.blocked_cycles::no_targets 649 # number of cycles access was blocked 835system.cpu.dcache.blocked::no_mshrs 139 # number of cycles access was blocked | 809system.cpu.dcache.demand_accesses::cpu.data 46045069 # number of demand (read+write) accesses 810system.cpu.dcache.demand_accesses::total 46045069 # number of demand (read+write) accesses 811system.cpu.dcache.overall_accesses::cpu.data 46045069 # number of overall (read+write) accesses 812system.cpu.dcache.overall_accesses::total 46045069 # number of overall (read+write) accesses 813system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004752 # miss rate for ReadReq accesses 814system.cpu.dcache.ReadReq_miss_rate::total 0.004752 # miss rate for ReadReq accesses 815system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.079732 # miss rate for WriteReq accesses 816system.cpu.dcache.WriteReq_miss_rate::total 0.079732 # miss rate for WriteReq accesses 817system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002808 # miss rate for LoadLockedReq accesses 818system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002808 # miss rate for LoadLockedReq accesses 819system.cpu.dcache.demand_miss_rate::cpu.data 0.037076 # miss rate for demand accesses 820system.cpu.dcache.demand_miss_rate::total 0.037076 # miss rate for demand accesses 821system.cpu.dcache.overall_miss_rate::cpu.data 0.037076 # miss rate for overall accesses 822system.cpu.dcache.overall_miss_rate::total 0.037076 # miss rate for overall accesses 823system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34128.360247 # average ReadReq miss latency 824system.cpu.dcache.ReadReq_avg_miss_latency::total 34128.360247 # average ReadReq miss latency 825system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62080.898680 # average WriteReq miss latency 826system.cpu.dcache.WriteReq_avg_miss_latency::total 62080.898680 # average WriteReq miss latency 827system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19833.333333 # average LoadLockedReq miss latency 828system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19833.333333 # average LoadLockedReq miss latency 829system.cpu.dcache.demand_avg_miss_latency::cpu.data 60042.847792 # average overall miss latency 830system.cpu.dcache.demand_avg_miss_latency::total 60042.847792 # average overall miss latency 831system.cpu.dcache.overall_avg_miss_latency::cpu.data 60042.847792 # average overall miss latency 832system.cpu.dcache.overall_avg_miss_latency::total 60042.847792 # average overall miss latency 833system.cpu.dcache.blocked_cycles::no_mshrs 5655 # number of cycles access was blocked 834system.cpu.dcache.blocked_cycles::no_targets 661 # number of cycles access was blocked 835system.cpu.dcache.blocked::no_mshrs 122 # number of cycles access was blocked |
| 836system.cpu.dcache.blocked::no_targets 15 # number of cycles access was blocked | 836system.cpu.dcache.blocked::no_targets 15 # number of cycles access was blocked |
| 837system.cpu.dcache.avg_blocked_cycles::no_mshrs 22.784173 # average number of cycles each access was blocked 838system.cpu.dcache.avg_blocked_cycles::no_targets 43.266667 # average number of cycles each access was blocked | 837system.cpu.dcache.avg_blocked_cycles::no_mshrs 46.352459 # average number of cycles each access was blocked 838system.cpu.dcache.avg_blocked_cycles::no_targets 44.066667 # average number of cycles each access was blocked |
| 839system.cpu.dcache.fast_writes 0 # number of fast writes performed 840system.cpu.dcache.cache_copies 0 # number of cache copies performed | 839system.cpu.dcache.fast_writes 0 # number of fast writes performed 840system.cpu.dcache.cache_copies 0 # number of cache copies performed |
| 841system.cpu.dcache.writebacks::writebacks 129085 # number of writebacks 842system.cpu.dcache.writebacks::total 129085 # number of writebacks 843system.cpu.dcache.ReadReq_mshr_hits::cpu.data 69523 # number of ReadReq MSHR hits 844system.cpu.dcache.ReadReq_mshr_hits::total 69523 # number of ReadReq MSHR hits 845system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1477505 # number of WriteReq MSHR hits 846system.cpu.dcache.WriteReq_mshr_hits::total 1477505 # number of WriteReq MSHR hits 847system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 41 # number of LoadLockedReq MSHR hits 848system.cpu.dcache.LoadLockedReq_mshr_hits::total 41 # number of LoadLockedReq MSHR hits 849system.cpu.dcache.demand_mshr_hits::cpu.data 1547028 # number of demand (read+write) MSHR hits 850system.cpu.dcache.demand_mshr_hits::total 1547028 # number of demand (read+write) MSHR hits 851system.cpu.dcache.overall_mshr_hits::cpu.data 1547028 # number of overall MSHR hits 852system.cpu.dcache.overall_mshr_hits::total 1547028 # number of overall MSHR hits 853system.cpu.dcache.ReadReq_mshr_misses::cpu.data 55461 # number of ReadReq MSHR misses 854system.cpu.dcache.ReadReq_mshr_misses::total 55461 # number of ReadReq MSHR misses 855system.cpu.dcache.WriteReq_mshr_misses::cpu.data 107326 # number of WriteReq MSHR misses 856system.cpu.dcache.WriteReq_mshr_misses::total 107326 # number of WriteReq MSHR misses 857system.cpu.dcache.demand_mshr_misses::cpu.data 162787 # number of demand (read+write) MSHR misses 858system.cpu.dcache.demand_mshr_misses::total 162787 # number of demand (read+write) MSHR misses 859system.cpu.dcache.overall_mshr_misses::cpu.data 162787 # number of overall MSHR misses 860system.cpu.dcache.overall_mshr_misses::total 162787 # number of overall MSHR misses 861system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2049044000 # number of ReadReq MSHR miss cycles 862system.cpu.dcache.ReadReq_mshr_miss_latency::total 2049044000 # number of ReadReq MSHR miss cycles 863system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8282203488 # number of WriteReq MSHR miss cycles 864system.cpu.dcache.WriteReq_mshr_miss_latency::total 8282203488 # number of WriteReq MSHR miss cycles 865system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10331247488 # number of demand (read+write) MSHR miss cycles 866system.cpu.dcache.demand_mshr_miss_latency::total 10331247488 # number of demand (read+write) MSHR miss cycles 867system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10331247488 # number of overall MSHR miss cycles 868system.cpu.dcache.overall_mshr_miss_latency::total 10331247488 # number of overall MSHR miss cycles 869system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002118 # mshr miss rate for ReadReq accesses 870system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002118 # mshr miss rate for ReadReq accesses 871system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005407 # mshr miss rate for WriteReq accesses 872system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005407 # mshr miss rate for WriteReq accesses 873system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003536 # mshr miss rate for demand accesses 874system.cpu.dcache.demand_mshr_miss_rate::total 0.003536 # mshr miss rate for demand accesses 875system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003536 # mshr miss rate for overall accesses 876system.cpu.dcache.overall_mshr_miss_rate::total 0.003536 # mshr miss rate for overall accesses 877system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36945.673536 # average ReadReq mshr miss latency 878system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36945.673536 # average ReadReq mshr miss latency 879system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77168.658927 # average WriteReq mshr miss latency 880system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77168.658927 # average WriteReq mshr miss latency 881system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63464.818984 # average overall mshr miss latency 882system.cpu.dcache.demand_avg_mshr_miss_latency::total 63464.818984 # average overall mshr miss latency 883system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63464.818984 # average overall mshr miss latency 884system.cpu.dcache.overall_avg_mshr_miss_latency::total 63464.818984 # average overall mshr miss latency | 841system.cpu.dcache.writebacks::writebacks 129109 # number of writebacks 842system.cpu.dcache.writebacks::total 129109 # number of writebacks 843system.cpu.dcache.ReadReq_mshr_hits::cpu.data 69057 # number of ReadReq MSHR hits 844system.cpu.dcache.ReadReq_mshr_hits::total 69057 # number of ReadReq MSHR hits 845system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1475334 # number of WriteReq MSHR hits 846system.cpu.dcache.WriteReq_mshr_hits::total 1475334 # number of WriteReq MSHR hits 847system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 45 # number of LoadLockedReq MSHR hits 848system.cpu.dcache.LoadLockedReq_mshr_hits::total 45 # number of LoadLockedReq MSHR hits 849system.cpu.dcache.demand_mshr_hits::cpu.data 1544391 # number of demand (read+write) MSHR hits 850system.cpu.dcache.demand_mshr_hits::total 1544391 # number of demand (read+write) MSHR hits 851system.cpu.dcache.overall_mshr_hits::cpu.data 1544391 # number of overall MSHR hits 852system.cpu.dcache.overall_mshr_hits::total 1544391 # number of overall MSHR hits 853system.cpu.dcache.ReadReq_mshr_misses::cpu.data 55413 # number of ReadReq MSHR misses 854system.cpu.dcache.ReadReq_mshr_misses::total 55413 # number of ReadReq MSHR misses 855system.cpu.dcache.WriteReq_mshr_misses::cpu.data 107343 # number of WriteReq MSHR misses 856system.cpu.dcache.WriteReq_mshr_misses::total 107343 # number of WriteReq MSHR misses 857system.cpu.dcache.demand_mshr_misses::cpu.data 162756 # number of demand (read+write) MSHR misses 858system.cpu.dcache.demand_mshr_misses::total 162756 # number of demand (read+write) MSHR misses 859system.cpu.dcache.overall_mshr_misses::cpu.data 162756 # number of overall MSHR misses 860system.cpu.dcache.overall_mshr_misses::total 162756 # number of overall MSHR misses 861system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1878248000 # number of ReadReq MSHR miss cycles 862system.cpu.dcache.ReadReq_mshr_miss_latency::total 1878248000 # number of ReadReq MSHR miss cycles 863system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6802862990 # number of WriteReq MSHR miss cycles 864system.cpu.dcache.WriteReq_mshr_miss_latency::total 6802862990 # number of WriteReq MSHR miss cycles 865system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8681110990 # number of demand (read+write) MSHR miss cycles 866system.cpu.dcache.demand_mshr_miss_latency::total 8681110990 # number of demand (read+write) MSHR miss cycles 867system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8681110990 # number of overall MSHR miss cycles 868system.cpu.dcache.overall_mshr_miss_latency::total 8681110990 # number of overall MSHR miss cycles 869system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002115 # mshr miss rate for ReadReq accesses 870system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002115 # mshr miss rate for ReadReq accesses 871system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005408 # mshr miss rate for WriteReq accesses 872system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005408 # mshr miss rate for WriteReq accesses 873system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003535 # mshr miss rate for demand accesses 874system.cpu.dcache.demand_mshr_miss_rate::total 0.003535 # mshr miss rate for demand accesses 875system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003535 # mshr miss rate for overall accesses 876system.cpu.dcache.overall_mshr_miss_rate::total 0.003535 # mshr miss rate for overall accesses 877system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33895.439698 # average ReadReq mshr miss latency 878system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33895.439698 # average ReadReq mshr miss latency 879system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63375.003400 # average WriteReq mshr miss latency 880system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63375.003400 # average WriteReq mshr miss latency 881system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53338.193308 # average overall mshr miss latency 882system.cpu.dcache.demand_avg_mshr_miss_latency::total 53338.193308 # average overall mshr miss latency 883system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53338.193308 # average overall mshr miss latency 884system.cpu.dcache.overall_avg_mshr_miss_latency::total 53338.193308 # average overall mshr miss latency |
| 885system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 886 887---------- End Simulation Statistics ---------- | 885system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 886 887---------- End Simulation Statistics ---------- |